About the Execution of LoLa+red for HirschbergSinclair-PT-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4028.451 | 1047281.00 | 1053475.00 | 3551.70 | T?T?T???T??T?TFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r199-smll-167840346000450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HirschbergSinclair-PT-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840346000450
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 800K
-rw-r--r-- 1 mcc users 14K Feb 26 02:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K Feb 26 02:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 02:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 02:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 16:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 02:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 02:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 02:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 26 02:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 284K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-20-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678544262424
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-20
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 14:17:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 14:17:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 14:17:46] [INFO ] Load time of PNML (sax parser for PT used): 146 ms
[2023-03-11 14:17:46] [INFO ] Transformed 530 places.
[2023-03-11 14:17:46] [INFO ] Transformed 485 transitions.
[2023-03-11 14:17:46] [INFO ] Parsed PT model containing 530 places and 485 transitions and 1479 arcs in 289 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 21 ms.
Support contains 152 out of 530 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 530/530 places, 485/485 transitions.
Reduce places removed 20 places and 0 transitions.
Iterating post reduction 0 with 20 rules applied. Total rules applied 20 place count 510 transition count 485
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 33 place count 497 transition count 472
Iterating global reduction 1 with 13 rules applied. Total rules applied 46 place count 497 transition count 472
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 49 place count 494 transition count 469
Iterating global reduction 1 with 3 rules applied. Total rules applied 52 place count 494 transition count 469
Applied a total of 52 rules in 195 ms. Remains 494 /530 variables (removed 36) and now considering 469/485 (removed 16) transitions.
// Phase 1: matrix 469 rows 494 cols
[2023-03-11 14:17:46] [INFO ] Computed 25 place invariants in 23 ms
[2023-03-11 14:17:47] [INFO ] Implicit Places using invariants in 749 ms returned []
[2023-03-11 14:17:47] [INFO ] Invariant cache hit.
[2023-03-11 14:17:48] [INFO ] Implicit Places using invariants and state equation in 1026 ms returned []
Implicit Place search using SMT with State Equation took 1843 ms to find 0 implicit places.
[2023-03-11 14:17:48] [INFO ] Invariant cache hit.
[2023-03-11 14:17:49] [INFO ] Dead Transitions using invariants and state equation in 642 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 494/530 places, 469/485 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2706 ms. Remains : 494/530 places, 469/485 transitions.
Support contains 152 out of 494 places after structural reductions.
[2023-03-11 14:17:49] [INFO ] Flatten gal took : 147 ms
[2023-03-11 14:17:49] [INFO ] Flatten gal took : 73 ms
[2023-03-11 14:17:49] [INFO ] Input system was already deterministic with 469 transitions.
Support contains 143 out of 494 places (down from 152) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 20 resets, run finished after 875 ms. (steps per millisecond=11 ) properties (out of 92) seen :80
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 127 ms. (steps per millisecond=78 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=136 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 10) seen :0
Running SMT prover for 10 properties.
[2023-03-11 14:17:51] [INFO ] Invariant cache hit.
[2023-03-11 14:17:52] [INFO ] [Real]Absence check using 0 positive and 25 generalized place invariants in 96 ms returned sat
[2023-03-11 14:17:52] [INFO ] After 529ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-11 14:17:52] [INFO ] [Nat]Absence check using 0 positive and 25 generalized place invariants in 88 ms returned sat
[2023-03-11 14:17:53] [INFO ] After 817ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :2
[2023-03-11 14:17:54] [INFO ] After 1206ms SMT Verify possible using trap constraints in natural domain returned unsat :8 sat :2
Attempting to minimize the solution found.
Minimization took 320 ms.
[2023-03-11 14:17:54] [INFO ] After 2168ms SMT Verify possible using all constraints in natural domain returned unsat :8 sat :2
Fused 10 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 47 ms.
Support contains 11 out of 494 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 494/494 places, 469/469 transitions.
Graph (complete) has 930 edges and 494 vertex of which 488 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.4 ms
Discarding 6 places :
Also discarding 0 output transitions
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 157 transitions
Trivial Post-agglo rules discarded 157 transitions
Performed 157 trivial Post agglomeration. Transition count delta: 157
Iterating post reduction 0 with 163 rules applied. Total rules applied 164 place count 488 transition count 306
Reduce places removed 157 places and 0 transitions.
Graph (complete) has 589 edges and 331 vertex of which 309 are kept as prefixes of interest. Removing 22 places using SCC suffix rule.2 ms
Discarding 22 places :
Also discarding 0 output transitions
Iterating post reduction 1 with 158 rules applied. Total rules applied 322 place count 309 transition count 306
Drop transitions removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Iterating post reduction 2 with 22 rules applied. Total rules applied 344 place count 309 transition count 284
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 355 place count 298 transition count 273
Iterating global reduction 3 with 11 rules applied. Total rules applied 366 place count 298 transition count 273
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 3 with 7 rules applied. Total rules applied 373 place count 298 transition count 266
Reduce places removed 7 places and 0 transitions.
Graph (complete) has 524 edges and 291 vertex of which 281 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.1 ms
Discarding 10 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 8 rules applied. Total rules applied 381 place count 281 transition count 266
Drop transitions removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 391 place count 281 transition count 256
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 394 place count 278 transition count 253
Iterating global reduction 6 with 3 rules applied. Total rules applied 397 place count 278 transition count 253
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 398 place count 277 transition count 252
Iterating global reduction 6 with 1 rules applied. Total rules applied 399 place count 277 transition count 252
Free-agglomeration rule (complex) applied 10 times.
Iterating global reduction 6 with 10 rules applied. Total rules applied 409 place count 277 transition count 242
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 6 with 10 rules applied. Total rules applied 419 place count 267 transition count 242
Reduce places removed 14 places and 14 transitions.
Iterating global reduction 7 with 14 rules applied. Total rules applied 433 place count 253 transition count 228
Reduce places removed 4 places and 0 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 7 with 20 rules applied. Total rules applied 453 place count 249 transition count 212
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 8 with 16 rules applied. Total rules applied 469 place count 233 transition count 212
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 20 Pre rules applied. Total rules applied 469 place count 233 transition count 192
Deduced a syphon composed of 20 places in 4 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 9 with 40 rules applied. Total rules applied 509 place count 213 transition count 192
Applied a total of 509 rules in 262 ms. Remains 213 /494 variables (removed 281) and now considering 192/469 (removed 277) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 262 ms. Remains : 213/494 places, 192/469 transitions.
Incomplete random walk after 10000 steps, including 49 resets, run finished after 179 ms. (steps per millisecond=55 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 2) seen :1
Finished Best-First random walk after 617 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=205 )
Successfully simplified 8 atomic propositions for a total of 16 simplifications.
[2023-03-11 14:17:54] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-11 14:17:54] [INFO ] Flatten gal took : 64 ms
FORMULA HirschbergSinclair-PT-20-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 60 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 469 transitions.
Computed a total of 494 stabilizing places and 469 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 494 transition count 469
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 3 formulas.
FORMULA HirschbergSinclair-PT-20-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-20-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 478 transition count 453
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 478 transition count 453
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 39 place count 471 transition count 446
Iterating global reduction 0 with 7 rules applied. Total rules applied 46 place count 471 transition count 446
Applied a total of 46 rules in 69 ms. Remains 471 /494 variables (removed 23) and now considering 446/469 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 471/494 places, 446/469 transitions.
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 25 ms
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 28 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 446 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 477 transition count 452
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 477 transition count 452
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 41 place count 470 transition count 445
Iterating global reduction 0 with 7 rules applied. Total rules applied 48 place count 470 transition count 445
Applied a total of 48 rules in 45 ms. Remains 470 /494 variables (removed 24) and now considering 445/469 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 46 ms. Remains : 470/494 places, 445/469 transitions.
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 25 ms
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 28 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 445 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Reduce places removed 16 places and 16 transitions.
Drop transitions removed 166 transitions
Trivial Post-agglo rules discarded 166 transitions
Performed 166 trivial Post agglomeration. Transition count delta: 166
Iterating post reduction 0 with 166 rules applied. Total rules applied 166 place count 478 transition count 287
Reduce places removed 166 places and 0 transitions.
Iterating post reduction 1 with 166 rules applied. Total rules applied 332 place count 312 transition count 287
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 348 place count 296 transition count 271
Iterating global reduction 2 with 16 rules applied. Total rules applied 364 place count 296 transition count 271
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 2 with 7 rules applied. Total rules applied 371 place count 296 transition count 264
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 3 with 7 rules applied. Total rules applied 378 place count 289 transition count 264
Applied a total of 378 rules in 52 ms. Remains 289 /494 variables (removed 205) and now considering 264/469 (removed 205) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 289/494 places, 264/469 transitions.
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 12 ms
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 15 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 264 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions removed 165 transitions
Trivial Post-agglo rules discarded 165 transitions
Performed 165 trivial Post agglomeration. Transition count delta: 165
Iterating post reduction 0 with 165 rules applied. Total rules applied 165 place count 480 transition count 290
Reduce places removed 165 places and 0 transitions.
Iterating post reduction 1 with 165 rules applied. Total rules applied 330 place count 315 transition count 290
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 345 place count 300 transition count 275
Iterating global reduction 2 with 15 rules applied. Total rules applied 360 place count 300 transition count 275
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 2 with 8 rules applied. Total rules applied 368 place count 300 transition count 267
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 376 place count 292 transition count 267
Applied a total of 376 rules in 54 ms. Remains 292 /494 variables (removed 202) and now considering 267/469 (removed 202) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 54 ms. Remains : 292/494 places, 267/469 transitions.
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 11 ms
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 14 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 267 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 477 transition count 452
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 477 transition count 452
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 41 place count 470 transition count 445
Iterating global reduction 0 with 7 rules applied. Total rules applied 48 place count 470 transition count 445
Applied a total of 48 rules in 74 ms. Remains 470 /494 variables (removed 24) and now considering 445/469 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 76 ms. Remains : 470/494 places, 445/469 transitions.
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 21 ms
[2023-03-11 14:17:55] [INFO ] Flatten gal took : 22 ms
[2023-03-11 14:17:55] [INFO ] Input system was already deterministic with 445 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 478 transition count 453
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 478 transition count 453
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 38 place count 472 transition count 447
Iterating global reduction 0 with 6 rules applied. Total rules applied 44 place count 472 transition count 447
Applied a total of 44 rules in 73 ms. Remains 472 /494 variables (removed 22) and now considering 447/469 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 472/494 places, 447/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 21 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 22 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 447 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 477 transition count 452
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 477 transition count 452
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 40 place count 471 transition count 446
Iterating global reduction 0 with 6 rules applied. Total rules applied 46 place count 471 transition count 446
Applied a total of 46 rules in 47 ms. Remains 471 /494 variables (removed 23) and now considering 446/469 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 471/494 places, 446/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 20 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 21 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 446 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 477 transition count 452
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 477 transition count 452
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 41 place count 470 transition count 445
Iterating global reduction 0 with 7 rules applied. Total rules applied 48 place count 470 transition count 445
Applied a total of 48 rules in 57 ms. Remains 470 /494 variables (removed 24) and now considering 445/469 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 470/494 places, 445/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 21 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 22 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 445 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 479 transition count 454
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 479 transition count 454
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 36 place count 473 transition count 448
Iterating global reduction 0 with 6 rules applied. Total rules applied 42 place count 473 transition count 448
Applied a total of 42 rules in 56 ms. Remains 473 /494 variables (removed 21) and now considering 448/469 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 473/494 places, 448/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 16 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 17 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 448 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 479 transition count 454
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 479 transition count 454
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 34 place count 475 transition count 450
Iterating global reduction 0 with 4 rules applied. Total rules applied 38 place count 475 transition count 450
Applied a total of 38 rules in 43 ms. Remains 475 /494 variables (removed 19) and now considering 450/469 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 475/494 places, 450/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 16 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 17 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 450 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 479 transition count 454
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 479 transition count 454
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 37 place count 472 transition count 447
Iterating global reduction 0 with 7 rules applied. Total rules applied 44 place count 472 transition count 447
Applied a total of 44 rules in 41 ms. Remains 472 /494 variables (removed 22) and now considering 447/469 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 472/494 places, 447/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 16 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 17 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 447 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Reduce places removed 17 places and 17 transitions.
Drop transitions removed 164 transitions
Trivial Post-agglo rules discarded 164 transitions
Performed 164 trivial Post agglomeration. Transition count delta: 164
Iterating post reduction 0 with 164 rules applied. Total rules applied 164 place count 477 transition count 288
Reduce places removed 164 places and 0 transitions.
Iterating post reduction 1 with 164 rules applied. Total rules applied 328 place count 313 transition count 288
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 344 place count 297 transition count 272
Iterating global reduction 2 with 16 rules applied. Total rules applied 360 place count 297 transition count 272
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 2 with 8 rules applied. Total rules applied 368 place count 297 transition count 264
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 376 place count 289 transition count 264
Applied a total of 376 rules in 46 ms. Remains 289 /494 variables (removed 205) and now considering 264/469 (removed 205) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 47 ms. Remains : 289/494 places, 264/469 transitions.
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 9 ms
[2023-03-11 14:17:56] [INFO ] Flatten gal took : 10 ms
[2023-03-11 14:17:56] [INFO ] Input system was already deterministic with 264 transitions.
Starting structural reductions in LTL mode, iteration 0 : 494/494 places, 469/469 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 477 transition count 452
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 477 transition count 452
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 41 place count 470 transition count 445
Iterating global reduction 0 with 7 rules applied. Total rules applied 48 place count 470 transition count 445
Applied a total of 48 rules in 43 ms. Remains 470 /494 variables (removed 24) and now considering 445/469 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 470/494 places, 445/469 transitions.
[2023-03-11 14:17:57] [INFO ] Flatten gal took : 15 ms
[2023-03-11 14:17:57] [INFO ] Flatten gal took : 15 ms
[2023-03-11 14:17:57] [INFO ] Input system was already deterministic with 445 transitions.
[2023-03-11 14:17:57] [INFO ] Flatten gal took : 16 ms
[2023-03-11 14:17:57] [INFO ] Flatten gal took : 17 ms
[2023-03-11 14:17:57] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-11 14:17:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 494 places, 469 transitions and 1405 arcs took 3 ms.
Total runtime 11164 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HirschbergSinclair-PT-20
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability
FORMULA HirschbergSinclair-PT-20-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-20-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-20-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-20-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HirschbergSinclair-PT-20-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678545309705
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-20-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/257 1/32 HirschbergSinclair-PT-20-CTLFireability-01 179872 m, 35974 m/sec, 1071401 t fired, .
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/257 3/32 HirschbergSinclair-PT-20-CTLFireability-01 404083 m, 44842 m/sec, 2429519 t fired, .
Time elapsed: 11 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/257 4/32 HirschbergSinclair-PT-20-CTLFireability-01 647413 m, 48666 m/sec, 3919460 t fired, .
Time elapsed: 16 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/257 5/32 HirschbergSinclair-PT-20-CTLFireability-01 855264 m, 41570 m/sec, 5284761 t fired, .
Time elapsed: 21 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/257 6/32 HirschbergSinclair-PT-20-CTLFireability-01 1053239 m, 39595 m/sec, 6673052 t fired, .
Time elapsed: 26 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/257 7/32 HirschbergSinclair-PT-20-CTLFireability-01 1252778 m, 39907 m/sec, 8071040 t fired, .
Time elapsed: 31 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/257 8/32 HirschbergSinclair-PT-20-CTLFireability-01 1457070 m, 40858 m/sec, 9520278 t fired, .
Time elapsed: 36 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/257 9/32 HirschbergSinclair-PT-20-CTLFireability-01 1665635 m, 41713 m/sec, 11017743 t fired, .
Time elapsed: 41 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/257 11/32 HirschbergSinclair-PT-20-CTLFireability-01 1880257 m, 42924 m/sec, 12506797 t fired, .
Time elapsed: 46 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/257 12/32 HirschbergSinclair-PT-20-CTLFireability-01 2097791 m, 43506 m/sec, 13972328 t fired, .
Time elapsed: 51 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/257 13/32 HirschbergSinclair-PT-20-CTLFireability-01 2299134 m, 40268 m/sec, 15368014 t fired, .
Time elapsed: 56 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/257 14/32 HirschbergSinclair-PT-20-CTLFireability-01 2505200 m, 41213 m/sec, 16829697 t fired, .
Time elapsed: 61 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/257 15/32 HirschbergSinclair-PT-20-CTLFireability-01 2708241 m, 40608 m/sec, 18250748 t fired, .
Time elapsed: 66 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/257 16/32 HirschbergSinclair-PT-20-CTLFireability-01 2906696 m, 39691 m/sec, 19646960 t fired, .
Time elapsed: 71 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/257 17/32 HirschbergSinclair-PT-20-CTLFireability-01 3089974 m, 36655 m/sec, 21012002 t fired, .
Time elapsed: 76 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/257 18/32 HirschbergSinclair-PT-20-CTLFireability-01 3279256 m, 37856 m/sec, 22376934 t fired, .
Time elapsed: 81 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/257 19/32 HirschbergSinclair-PT-20-CTLFireability-01 3464557 m, 37060 m/sec, 23748443 t fired, .
Time elapsed: 86 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/257 20/32 HirschbergSinclair-PT-20-CTLFireability-01 3628377 m, 32764 m/sec, 24977240 t fired, .
Time elapsed: 91 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/257 21/32 HirschbergSinclair-PT-20-CTLFireability-01 3822640 m, 38852 m/sec, 26415364 t fired, .
Time elapsed: 96 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/257 22/32 HirschbergSinclair-PT-20-CTLFireability-01 4020247 m, 39521 m/sec, 27901942 t fired, .
Time elapsed: 101 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/257 23/32 HirschbergSinclair-PT-20-CTLFireability-01 4197901 m, 35530 m/sec, 29232501 t fired, .
Time elapsed: 106 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/257 24/32 HirschbergSinclair-PT-20-CTLFireability-01 4404896 m, 41399 m/sec, 30706459 t fired, .
Time elapsed: 111 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/257 25/32 HirschbergSinclair-PT-20-CTLFireability-01 4603448 m, 39710 m/sec, 32187096 t fired, .
Time elapsed: 116 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/257 26/32 HirschbergSinclair-PT-20-CTLFireability-01 4820286 m, 43367 m/sec, 33597902 t fired, .
Time elapsed: 121 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/257 27/32 HirschbergSinclair-PT-20-CTLFireability-01 5035310 m, 43004 m/sec, 34988091 t fired, .
Time elapsed: 126 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/257 29/32 HirschbergSinclair-PT-20-CTLFireability-01 5252246 m, 43387 m/sec, 36412771 t fired, .
Time elapsed: 131 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/257 30/32 HirschbergSinclair-PT-20-CTLFireability-01 5475431 m, 44637 m/sec, 37890268 t fired, .
Time elapsed: 136 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 140/257 31/32 HirschbergSinclair-PT-20-CTLFireability-01 5701929 m, 45299 m/sec, 39361328 t fired, .
Time elapsed: 141 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 145/257 32/32 HirschbergSinclair-PT-20-CTLFireability-01 5898438 m, 39301 m/sec, 40724561 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 41 (type EXCL) for 40 HirschbergSinclair-PT-20-CTLFireability-14
lola: time limit : 265 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-14
lola: result : false
lola: markings : 434
lola: fired transitions : 867
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 HirschbergSinclair-PT-20-CTLFireability-12
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/287 2/32 HirschbergSinclair-PT-20-CTLFireability-12 453988 m, 90797 m/sec, 1247909 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/287 4/32 HirschbergSinclair-PT-20-CTLFireability-12 921508 m, 93504 m/sec, 2599929 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/287 6/32 HirschbergSinclair-PT-20-CTLFireability-12 1356767 m, 87051 m/sec, 3963282 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/287 8/32 HirschbergSinclair-PT-20-CTLFireability-12 1768190 m, 82284 m/sec, 5284326 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/287 10/32 HirschbergSinclair-PT-20-CTLFireability-12 2150152 m, 76392 m/sec, 6529233 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/287 11/32 HirschbergSinclair-PT-20-CTLFireability-12 2571437 m, 84257 m/sec, 7859191 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/287 13/32 HirschbergSinclair-PT-20-CTLFireability-12 2958615 m, 77435 m/sec, 9169733 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/287 15/32 HirschbergSinclair-PT-20-CTLFireability-12 3364397 m, 81156 m/sec, 10450900 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/287 16/32 HirschbergSinclair-PT-20-CTLFireability-12 3759728 m, 79066 m/sec, 11736275 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/287 18/32 HirschbergSinclair-PT-20-CTLFireability-12 4156380 m, 79330 m/sec, 13016455 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/287 20/32 HirschbergSinclair-PT-20-CTLFireability-12 4549493 m, 78622 m/sec, 14303718 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/287 21/32 HirschbergSinclair-PT-20-CTLFireability-12 4933368 m, 76775 m/sec, 15513018 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/287 23/32 HirschbergSinclair-PT-20-CTLFireability-12 5309755 m, 75277 m/sec, 16785123 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/287 24/32 HirschbergSinclair-PT-20-CTLFireability-12 5662188 m, 70486 m/sec, 18071142 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/287 26/32 HirschbergSinclair-PT-20-CTLFireability-12 6066342 m, 80830 m/sec, 19379618 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/287 28/32 HirschbergSinclair-PT-20-CTLFireability-12 6447759 m, 76283 m/sec, 20668714 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/287 29/32 HirschbergSinclair-PT-20-CTLFireability-12 6791489 m, 68746 m/sec, 21909387 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/287 31/32 HirschbergSinclair-PT-20-CTLFireability-12 7222169 m, 86136 m/sec, 23221213 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 35 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-20-CTLFireability-11
lola: time limit : 304 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-11
lola: result : true
lola: markings : 766
lola: fired transitions : 768
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 HirschbergSinclair-PT-20-CTLFireability-10
lola: time limit : 335 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/335 3/32 HirschbergSinclair-PT-20-CTLFireability-10 485734 m, 97146 m/sec, 1322244 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/335 5/32 HirschbergSinclair-PT-20-CTLFireability-10 889043 m, 80661 m/sec, 2731025 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/335 8/32 HirschbergSinclair-PT-20-CTLFireability-10 1259069 m, 74005 m/sec, 4141020 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/335 10/32 HirschbergSinclair-PT-20-CTLFireability-10 1719975 m, 92181 m/sec, 5532474 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/335 12/32 HirschbergSinclair-PT-20-CTLFireability-10 2102107 m, 76426 m/sec, 6943422 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/335 15/32 HirschbergSinclair-PT-20-CTLFireability-10 2504355 m, 80449 m/sec, 8339123 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/335 17/32 HirschbergSinclair-PT-20-CTLFireability-10 2918000 m, 82729 m/sec, 9732127 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/335 19/32 HirschbergSinclair-PT-20-CTLFireability-10 3312370 m, 78874 m/sec, 11134400 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/335 22/32 HirschbergSinclair-PT-20-CTLFireability-10 3760109 m, 89547 m/sec, 12526236 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/335 23/32 HirschbergSinclair-PT-20-CTLFireability-10 4106097 m, 69197 m/sec, 13943233 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/335 25/32 HirschbergSinclair-PT-20-CTLFireability-10 4404876 m, 59755 m/sec, 15365580 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/335 27/32 HirschbergSinclair-PT-20-CTLFireability-10 4731769 m, 65378 m/sec, 16774240 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/335 29/32 HirschbergSinclair-PT-20-CTLFireability-10 5164285 m, 86503 m/sec, 18156785 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/335 31/32 HirschbergSinclair-PT-20-CTLFireability-10 5449540 m, 57051 m/sec, 19569856 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 29 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 26 (type EXCL) for 25 HirschbergSinclair-PT-20-CTLFireability-09
lola: time limit : 364 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/364 3/32 HirschbergSinclair-PT-20-CTLFireability-09 486207 m, 97241 m/sec, 1378656 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/364 5/32 HirschbergSinclair-PT-20-CTLFireability-09 949224 m, 92603 m/sec, 2817765 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/364 8/32 HirschbergSinclair-PT-20-CTLFireability-09 1411280 m, 92411 m/sec, 4248669 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/364 10/32 HirschbergSinclair-PT-20-CTLFireability-09 1843019 m, 86347 m/sec, 5680676 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/364 12/32 HirschbergSinclair-PT-20-CTLFireability-09 2331535 m, 97703 m/sec, 7108583 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/364 15/32 HirschbergSinclair-PT-20-CTLFireability-09 2775231 m, 88739 m/sec, 8537117 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/364 17/32 HirschbergSinclair-PT-20-CTLFireability-09 3211345 m, 87222 m/sec, 9967781 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/364 19/32 HirschbergSinclair-PT-20-CTLFireability-09 3645939 m, 86918 m/sec, 11397343 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/364 21/32 HirschbergSinclair-PT-20-CTLFireability-09 4055087 m, 81829 m/sec, 12826327 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/364 23/32 HirschbergSinclair-PT-20-CTLFireability-09 4464560 m, 81894 m/sec, 14252051 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/364 25/32 HirschbergSinclair-PT-20-CTLFireability-09 4854763 m, 78040 m/sec, 15673526 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/364 27/32 HirschbergSinclair-PT-20-CTLFireability-09 5252904 m, 79628 m/sec, 17021402 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/364 29/32 HirschbergSinclair-PT-20-CTLFireability-09 5669432 m, 83305 m/sec, 18445954 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/364 32/32 HirschbergSinclair-PT-20-CTLFireability-09 6073431 m, 80799 m/sec, 19871745 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 26 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 23 (type EXCL) for 22 HirschbergSinclair-PT-20-CTLFireability-07
lola: time limit : 400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/400 2/32 HirschbergSinclair-PT-20-CTLFireability-07 255349 m, 51069 m/sec, 1246844 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/400 3/32 HirschbergSinclair-PT-20-CTLFireability-07 516583 m, 52246 m/sec, 2589427 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/400 5/32 HirschbergSinclair-PT-20-CTLFireability-07 779985 m, 52680 m/sec, 3922588 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/400 6/32 HirschbergSinclair-PT-20-CTLFireability-07 985209 m, 41044 m/sec, 5174746 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/400 7/32 HirschbergSinclair-PT-20-CTLFireability-07 1197881 m, 42534 m/sec, 6424781 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/400 8/32 HirschbergSinclair-PT-20-CTLFireability-07 1408784 m, 42180 m/sec, 7704477 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/400 9/32 HirschbergSinclair-PT-20-CTLFireability-07 1626759 m, 43595 m/sec, 9049071 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/400 10/32 HirschbergSinclair-PT-20-CTLFireability-07 1852153 m, 45078 m/sec, 10389371 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/400 12/32 HirschbergSinclair-PT-20-CTLFireability-07 2083762 m, 46321 m/sec, 11714377 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/400 13/32 HirschbergSinclair-PT-20-CTLFireability-07 2296202 m, 42488 m/sec, 12971056 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/400 14/32 HirschbergSinclair-PT-20-CTLFireability-07 2511037 m, 42967 m/sec, 14277404 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/400 15/32 HirschbergSinclair-PT-20-CTLFireability-07 2736290 m, 45050 m/sec, 15613646 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/400 16/32 HirschbergSinclair-PT-20-CTLFireability-07 2942410 m, 41224 m/sec, 16856029 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/400 17/32 HirschbergSinclair-PT-20-CTLFireability-07 3133978 m, 38313 m/sec, 18085054 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/400 18/32 HirschbergSinclair-PT-20-CTLFireability-07 3336614 m, 40527 m/sec, 19318171 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/400 19/32 HirschbergSinclair-PT-20-CTLFireability-07 3528646 m, 38406 m/sec, 20561221 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 85/400 20/32 HirschbergSinclair-PT-20-CTLFireability-07 3724649 m, 39200 m/sec, 21827860 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 90/400 22/32 HirschbergSinclair-PT-20-CTLFireability-07 3931442 m, 41358 m/sec, 23155191 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 95/400 23/32 HirschbergSinclair-PT-20-CTLFireability-07 4136373 m, 40986 m/sec, 24486732 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 100/400 24/32 HirschbergSinclair-PT-20-CTLFireability-07 4351808 m, 43087 m/sec, 25811591 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 105/400 25/32 HirschbergSinclair-PT-20-CTLFireability-07 4557352 m, 41108 m/sec, 27147333 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 110/400 26/32 HirschbergSinclair-PT-20-CTLFireability-07 4788154 m, 46160 m/sec, 28434738 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 115/400 27/32 HirschbergSinclair-PT-20-CTLFireability-07 5019720 m, 46313 m/sec, 29690458 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 120/400 29/32 HirschbergSinclair-PT-20-CTLFireability-07 5250666 m, 46189 m/sec, 30970231 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 125/400 30/32 HirschbergSinclair-PT-20-CTLFireability-07 5487133 m, 47293 m/sec, 32296009 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 130/400 31/32 HirschbergSinclair-PT-20-CTLFireability-07 5730393 m, 48652 m/sec, 33619185 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 135/400 32/32 HirschbergSinclair-PT-20-CTLFireability-07 5933083 m, 40538 m/sec, 34837318 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 23 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 20 (type EXCL) for 19 HirschbergSinclair-PT-20-CTLFireability-06
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/437 3/32 HirschbergSinclair-PT-20-CTLFireability-06 482413 m, 96482 m/sec, 1335804 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/437 6/32 HirschbergSinclair-PT-20-CTLFireability-06 948682 m, 93253 m/sec, 2782849 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/437 9/32 HirschbergSinclair-PT-20-CTLFireability-06 1402218 m, 90707 m/sec, 4226538 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/437 11/32 HirschbergSinclair-PT-20-CTLFireability-06 1868963 m, 93349 m/sec, 5677504 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/437 14/32 HirschbergSinclair-PT-20-CTLFireability-06 2306548 m, 87517 m/sec, 7140692 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/437 16/32 HirschbergSinclair-PT-20-CTLFireability-06 2747763 m, 88243 m/sec, 8601318 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/437 19/32 HirschbergSinclair-PT-20-CTLFireability-06 3254521 m, 101351 m/sec, 10062744 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/437 22/32 HirschbergSinclair-PT-20-CTLFireability-06 3718851 m, 92866 m/sec, 11528277 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/437 24/32 HirschbergSinclair-PT-20-CTLFireability-06 4160197 m, 88269 m/sec, 12990064 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/437 27/32 HirschbergSinclair-PT-20-CTLFireability-06 4596366 m, 87233 m/sec, 14450631 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 55/437 30/32 HirschbergSinclair-PT-20-CTLFireability-06 5051886 m, 91104 m/sec, 15906391 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 60/437 32/32 HirschbergSinclair-PT-20-CTLFireability-06 5467951 m, 83213 m/sec, 17358760 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 20 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 17 (type EXCL) for 12 HirschbergSinclair-PT-20-CTLFireability-05
lola: time limit : 499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/499 2/32 HirschbergSinclair-PT-20-CTLFireability-05 241618 m, 48323 m/sec, 674514 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/499 3/32 HirschbergSinclair-PT-20-CTLFireability-05 480686 m, 47813 m/sec, 1399297 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/499 5/32 HirschbergSinclair-PT-20-CTLFireability-05 718137 m, 47490 m/sec, 2141845 t fired, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/499 6/32 HirschbergSinclair-PT-20-CTLFireability-05 934401 m, 43252 m/sec, 2866438 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/499 7/32 HirschbergSinclair-PT-20-CTLFireability-05 1152909 m, 43701 m/sec, 3577244 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/499 8/32 HirschbergSinclair-PT-20-CTLFireability-05 1353044 m, 40027 m/sec, 4271344 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/499 9/32 HirschbergSinclair-PT-20-CTLFireability-05 1565019 m, 42395 m/sec, 4960251 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/499 11/32 HirschbergSinclair-PT-20-CTLFireability-05 1774712 m, 41938 m/sec, 5681097 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/499 12/32 HirschbergSinclair-PT-20-CTLFireability-05 1986525 m, 42362 m/sec, 6400475 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/499 13/32 HirschbergSinclair-PT-20-CTLFireability-05 2205905 m, 43876 m/sec, 7115250 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/499 14/32 HirschbergSinclair-PT-20-CTLFireability-05 2411835 m, 41186 m/sec, 7814933 t fired, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/499 16/32 HirschbergSinclair-PT-20-CTLFireability-05 2615112 m, 40655 m/sec, 8515325 t fired, .
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/499 17/32 HirschbergSinclair-PT-20-CTLFireability-05 2833261 m, 43629 m/sec, 9238538 t fired, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/499 18/32 HirschbergSinclair-PT-20-CTLFireability-05 3047481 m, 42844 m/sec, 9951695 t fired, .
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/499 19/32 HirschbergSinclair-PT-20-CTLFireability-05 3242882 m, 39080 m/sec, 10633125 t fired, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 80/499 20/32 HirschbergSinclair-PT-20-CTLFireability-05 3431201 m, 37663 m/sec, 11304190 t fired, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 85/499 21/32 HirschbergSinclair-PT-20-CTLFireability-05 3621096 m, 37979 m/sec, 11990177 t fired, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 90/499 22/32 HirschbergSinclair-PT-20-CTLFireability-05 3806486 m, 37078 m/sec, 12655098 t fired, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 95/499 23/32 HirschbergSinclair-PT-20-CTLFireability-05 3988718 m, 36446 m/sec, 13352182 t fired, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 100/499 25/32 HirschbergSinclair-PT-20-CTLFireability-05 4213484 m, 44953 m/sec, 14065995 t fired, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 105/499 26/32 HirschbergSinclair-PT-20-CTLFireability-05 4446485 m, 46600 m/sec, 14780436 t fired, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 110/499 27/32 HirschbergSinclair-PT-20-CTLFireability-05 4669651 m, 44633 m/sec, 15478473 t fired, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 115/499 29/32 HirschbergSinclair-PT-20-CTLFireability-05 4884796 m, 43029 m/sec, 16177045 t fired, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 120/499 30/32 HirschbergSinclair-PT-20-CTLFireability-05 5105918 m, 44224 m/sec, 16903568 t fired, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 125/499 31/32 HirschbergSinclair-PT-20-CTLFireability-05 5305392 m, 39894 m/sec, 17615774 t fired, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 130/499 32/32 HirschbergSinclair-PT-20-CTLFireability-05 5503131 m, 39547 m/sec, 18324542 t fired, .
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 17 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 1 0 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-20-CTLFireability-00
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-00
lola: result : true
lola: markings : 440
lola: fired transitions : 1313
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-20-CTLFireability-02
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-02
lola: result : true
lola: markings : 1171
lola: fired transitions : 1991
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 12 HirschbergSinclair-PT-20-CTLFireability-05
lola: time limit : 954 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/954 2/32 HirschbergSinclair-PT-20-CTLFireability-05 297127 m, 59425 m/sec, 1886113 t fired, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/954 3/32 HirschbergSinclair-PT-20-CTLFireability-05 588640 m, 58302 m/sec, 4005452 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/954 4/32 HirschbergSinclair-PT-20-CTLFireability-05 878757 m, 58023 m/sec, 6115938 t fired, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/954 5/32 HirschbergSinclair-PT-20-CTLFireability-05 1167328 m, 57714 m/sec, 8208942 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/954 7/32 HirschbergSinclair-PT-20-CTLFireability-05 1426961 m, 51926 m/sec, 10303629 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/954 8/32 HirschbergSinclair-PT-20-CTLFireability-05 1685470 m, 51701 m/sec, 12410710 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/954 9/32 HirschbergSinclair-PT-20-CTLFireability-05 1959502 m, 54806 m/sec, 14494591 t fired, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/954 10/32 HirschbergSinclair-PT-20-CTLFireability-05 2224750 m, 53049 m/sec, 16581919 t fired, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/954 11/32 HirschbergSinclair-PT-20-CTLFireability-05 2478741 m, 50798 m/sec, 18681122 t fired, .
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/954 12/32 HirschbergSinclair-PT-20-CTLFireability-05 2738405 m, 51932 m/sec, 20764544 t fired, .
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/954 13/32 HirschbergSinclair-PT-20-CTLFireability-05 3010135 m, 54346 m/sec, 22800870 t fired, .
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/954 14/32 HirschbergSinclair-PT-20-CTLFireability-05 3254652 m, 48903 m/sec, 24847647 t fired, .
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/954 15/32 HirschbergSinclair-PT-20-CTLFireability-05 3506820 m, 50433 m/sec, 26900063 t fired, .
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/954 16/32 HirschbergSinclair-PT-20-CTLFireability-05 3759786 m, 50593 m/sec, 28960496 t fired, .
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 75/954 17/32 HirschbergSinclair-PT-20-CTLFireability-05 3994975 m, 47037 m/sec, 31024560 t fired, .
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 80/954 18/32 HirschbergSinclair-PT-20-CTLFireability-05 4217064 m, 44417 m/sec, 33083830 t fired, .
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 85/954 19/32 HirschbergSinclair-PT-20-CTLFireability-05 4437898 m, 44166 m/sec, 35151574 t fired, .
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 90/954 20/32 HirschbergSinclair-PT-20-CTLFireability-05 4712213 m, 54863 m/sec, 37173768 t fired, .
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 95/954 21/32 HirschbergSinclair-PT-20-CTLFireability-05 4967241 m, 51005 m/sec, 39194818 t fired, .
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 100/954 22/32 HirschbergSinclair-PT-20-CTLFireability-05 5213684 m, 49288 m/sec, 41220010 t fired, .
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 105/954 23/32 HirschbergSinclair-PT-20-CTLFireability-05 5459514 m, 49166 m/sec, 43250912 t fired, .
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 110/954 24/32 HirschbergSinclair-PT-20-CTLFireability-05 5700544 m, 48206 m/sec, 45294548 t fired, .
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 115/954 25/32 HirschbergSinclair-PT-20-CTLFireability-05 5920098 m, 43910 m/sec, 47336538 t fired, .
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 120/954 26/32 HirschbergSinclair-PT-20-CTLFireability-05 6147760 m, 45532 m/sec, 49377905 t fired, .
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 125/954 27/32 HirschbergSinclair-PT-20-CTLFireability-05 6385992 m, 47646 m/sec, 51434670 t fired, .
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 130/954 28/32 HirschbergSinclair-PT-20-CTLFireability-05 6628067 m, 48415 m/sec, 53512022 t fired, .
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 135/954 28/32 HirschbergSinclair-PT-20-CTLFireability-05 6850467 m, 44480 m/sec, 55592624 t fired, .
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 140/954 29/32 HirschbergSinclair-PT-20-CTLFireability-05 7079774 m, 45861 m/sec, 57682157 t fired, .
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 145/954 30/32 HirschbergSinclair-PT-20-CTLFireability-05 7326803 m, 49405 m/sec, 59727265 t fired, .
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 150/954 31/32 HirschbergSinclair-PT-20-CTLFireability-05 7559141 m, 46467 m/sec, 61761580 t fired, .
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 1 0 2 0 1 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 155/954 32/32 HirschbergSinclair-PT-20-CTLFireability-05 7778325 m, 43836 m/sec, 63795338 t fired, .
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 15 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 38 (type EXCL) for 37 HirschbergSinclair-PT-20-CTLFireability-13
lola: time limit : 1352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-13
lola: result : true
lola: markings : 307
lola: fired transitions : 868
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-20-CTLFireability-03
lola: time limit : 2704 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/2704 2/32 HirschbergSinclair-PT-20-CTLFireability-03 452416 m, 90483 m/sec, 1514888 t fired, .
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/2704 4/32 HirschbergSinclair-PT-20-CTLFireability-03 910180 m, 91552 m/sec, 3236743 t fired, .
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/2704 6/32 HirschbergSinclair-PT-20-CTLFireability-03 1386786 m, 95321 m/sec, 5066605 t fired, .
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/2704 9/32 HirschbergSinclair-PT-20-CTLFireability-03 1893982 m, 101439 m/sec, 7065966 t fired, .
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/2704 9/32 HirschbergSinclair-PT-20-CTLFireability-03 1894556 m, 114 m/sec, 8845296 t fired, .
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/2704 9/32 HirschbergSinclair-PT-20-CTLFireability-03 1896110 m, 310 m/sec, 10802606 t fired, .
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/2704 10/32 HirschbergSinclair-PT-20-CTLFireability-03 2233092 m, 67396 m/sec, 12499850 t fired, .
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/2704 12/32 HirschbergSinclair-PT-20-CTLFireability-03 2607296 m, 74840 m/sec, 14071995 t fired, .
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/2704 13/32 HirschbergSinclair-PT-20-CTLFireability-03 2959406 m, 70422 m/sec, 15668501 t fired, .
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/2704 15/32 HirschbergSinclair-PT-20-CTLFireability-03 3345781 m, 77275 m/sec, 17366646 t fired, .
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/2704 16/32 HirschbergSinclair-PT-20-CTLFireability-03 3740794 m, 79002 m/sec, 19140380 t fired, .
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/2704 18/32 HirschbergSinclair-PT-20-CTLFireability-03 4146108 m, 81062 m/sec, 20927337 t fired, .
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/2704 20/32 HirschbergSinclair-PT-20-CTLFireability-03 4551031 m, 80984 m/sec, 22734427 t fired, .
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/2704 22/32 HirschbergSinclair-PT-20-CTLFireability-03 4992099 m, 88213 m/sec, 24714480 t fired, .
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/2704 22/32 HirschbergSinclair-PT-20-CTLFireability-03 5153473 m, 32274 m/sec, 26547821 t fired, .
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/2704 22/32 HirschbergSinclair-PT-20-CTLFireability-03 5153906 m, 86 m/sec, 28300743 t fired, .
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/2704 22/32 HirschbergSinclair-PT-20-CTLFireability-03 5154857 m, 190 m/sec, 30111397 t fired, .
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/2704 22/32 HirschbergSinclair-PT-20-CTLFireability-03 5155353 m, 99 m/sec, 31995880 t fired, .
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/2704 23/32 HirschbergSinclair-PT-20-CTLFireability-03 5294968 m, 27923 m/sec, 34045905 t fired, .
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/2704 25/32 HirschbergSinclair-PT-20-CTLFireability-03 5727232 m, 86452 m/sec, 35818825 t fired, .
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/2704 27/32 HirschbergSinclair-PT-20-CTLFireability-03 6183014 m, 91156 m/sec, 37741790 t fired, .
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/2704 29/32 HirschbergSinclair-PT-20-CTLFireability-03 6652381 m, 93873 m/sec, 39760659 t fired, .
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/2704 30/32 HirschbergSinclair-PT-20-CTLFireability-03 7047726 m, 79069 m/sec, 41883425 t fired, .
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 120/2704 30/32 HirschbergSinclair-PT-20-CTLFireability-03 7048704 m, 195 m/sec, 43850642 t fired, .
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 125/2704 30/32 HirschbergSinclair-PT-20-CTLFireability-03 7049708 m, 200 m/sec, 46009729 t fired, .
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 130/2704 32/32 HirschbergSinclair-PT-20-CTLFireability-03 7442806 m, 78619 m/sec, 47633996 t fired, .
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for HirschbergSinclair-PT-20-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-20-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-05: CONJ 0 0 0 0 2 0 2 0
HirschbergSinclair-PT-20-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-20-CTLFireability-00: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-01: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-03: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-05: CONJ unknown CONJ
HirschbergSinclair-PT-20-CTLFireability-06: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-07: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-09: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-10: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-12: CTL unknown AGGR
HirschbergSinclair-PT-20-CTLFireability-13: CTL true CTL model checker
HirschbergSinclair-PT-20-CTLFireability-14: CTL false CTL model checker
Time elapsed: 1031 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HirschbergSinclair-PT-20, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840346000450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-20.tgz
mv HirschbergSinclair-PT-20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;