Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r199-smll-167840346000444.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HirschbergSinclair-PT-15, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840346000444
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 9.1K Feb 26 02:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 02:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 10K Feb 26 02:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 02:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 16:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Feb 25 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 02:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Feb 26 02:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 02:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 02:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 173K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-15-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678542348693

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-15
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 13:45:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 13:45:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 13:45:52] [INFO ] Load time of PNML (sax parser for PT used): 136 ms
[2023-03-11 13:45:52] [INFO ] Transformed 330 places.
[2023-03-11 13:45:52] [INFO ] Transformed 296 transitions.
[2023-03-11 13:45:52] [INFO ] Parsed PT model containing 330 places and 296 transitions and 906 arcs in 309 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 20 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 2 formulas.
FORMULA HirschbergSinclair-PT-15-LTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-15-LTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 43 out of 330 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 330/330 places, 296/296 transitions.
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 315 transition count 296
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 23 place count 307 transition count 288
Iterating global reduction 1 with 8 rules applied. Total rules applied 31 place count 307 transition count 288
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 38 place count 300 transition count 281
Iterating global reduction 1 with 7 rules applied. Total rules applied 45 place count 300 transition count 281
Applied a total of 45 rules in 135 ms. Remains 300 /330 variables (removed 30) and now considering 281/296 (removed 15) transitions.
// Phase 1: matrix 281 rows 300 cols
[2023-03-11 13:45:53] [INFO ] Computed 19 place invariants in 36 ms
[2023-03-11 13:45:53] [INFO ] Implicit Places using invariants in 649 ms returned []
[2023-03-11 13:45:53] [INFO ] Invariant cache hit.
[2023-03-11 13:45:54] [INFO ] Implicit Places using invariants and state equation in 967 ms returned []
Implicit Place search using SMT with State Equation took 1675 ms to find 0 implicit places.
[2023-03-11 13:45:54] [INFO ] Invariant cache hit.
[2023-03-11 13:45:55] [INFO ] Dead Transitions using invariants and state equation in 446 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 300/330 places, 281/296 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2261 ms. Remains : 300/330 places, 281/296 transitions.
Support contains 43 out of 300 places after structural reductions.
[2023-03-11 13:45:55] [INFO ] Flatten gal took : 109 ms
[2023-03-11 13:45:55] [INFO ] Flatten gal took : 48 ms
[2023-03-11 13:45:55] [INFO ] Input system was already deterministic with 281 transitions.
Incomplete random walk after 10000 steps, including 33 resets, run finished after 592 ms. (steps per millisecond=16 ) properties (out of 32) seen :30
Incomplete Best-First random walk after 10001 steps, including 6 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-11 13:45:56] [INFO ] Invariant cache hit.
[2023-03-11 13:45:56] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 38 ms returned sat
[2023-03-11 13:45:56] [INFO ] After 435ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 14 simplifications.
Computed a total of 300 stabilizing places and 281 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 300 transition count 281
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions removed 111 transitions
Trivial Post-agglo rules discarded 111 transitions
Performed 111 trivial Post agglomeration. Transition count delta: 111
Iterating post reduction 0 with 111 rules applied. Total rules applied 111 place count 286 transition count 156
Reduce places removed 111 places and 0 transitions.
Iterating post reduction 1 with 111 rules applied. Total rules applied 222 place count 175 transition count 156
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 230 place count 167 transition count 148
Iterating global reduction 2 with 8 rules applied. Total rules applied 238 place count 167 transition count 148
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 239 place count 167 transition count 147
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 240 place count 166 transition count 147
Applied a total of 240 rules in 62 ms. Remains 166 /300 variables (removed 134) and now considering 147/281 (removed 134) transitions.
// Phase 1: matrix 147 rows 166 cols
[2023-03-11 13:45:57] [INFO ] Computed 19 place invariants in 9 ms
[2023-03-11 13:45:57] [INFO ] Implicit Places using invariants in 261 ms returned []
[2023-03-11 13:45:57] [INFO ] Invariant cache hit.
[2023-03-11 13:45:58] [INFO ] Implicit Places using invariants and state equation in 427 ms returned []
Implicit Place search using SMT with State Equation took 696 ms to find 0 implicit places.
[2023-03-11 13:45:58] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-11 13:45:58] [INFO ] Invariant cache hit.
[2023-03-11 13:45:58] [INFO ] Dead Transitions using invariants and state equation in 196 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 166/300 places, 147/281 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 970 ms. Remains : 166/300 places, 147/281 transitions.
Stuttering acceptance computed with spot in 188 ms :[(NOT p0)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (GEQ s1 1) (GEQ s116 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Product exploration explored 100000 steps with 910 reset in 621 ms.
Product exploration explored 100000 steps with 910 reset in 325 ms.
Computed a total of 166 stabilizing places and 147 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 166 transition count 147
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 227 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 54 ms :[(NOT p0)]
Finished random walk after 115 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=115 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 244 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 48 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 51 ms :[(NOT p0)]
[2023-03-11 13:46:00] [INFO ] Invariant cache hit.
[2023-03-11 13:46:00] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 43 ms returned sat
[2023-03-11 13:46:00] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:00] [INFO ] [Real]Absence check using state equation in 381 ms returned sat
[2023-03-11 13:46:01] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:46:01] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 39 ms returned sat
[2023-03-11 13:46:01] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:01] [INFO ] [Nat]Absence check using state equation in 398 ms returned sat
[2023-03-11 13:46:01] [INFO ] Computed and/alt/rep : 109/115/109 causal constraints (skipped 11 transitions) in 19 ms.
[2023-03-11 13:46:02] [INFO ] Added : 62 causal constraints over 13 iterations in 555 ms. Result :sat
Could not prove EG (NOT p0)
Support contains 2 out of 166 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 166/166 places, 147/147 transitions.
Applied a total of 0 rules in 19 ms. Remains 166 /166 variables (removed 0) and now considering 147/147 (removed 0) transitions.
[2023-03-11 13:46:02] [INFO ] Invariant cache hit.
[2023-03-11 13:46:02] [INFO ] Implicit Places using invariants in 241 ms returned []
[2023-03-11 13:46:02] [INFO ] Invariant cache hit.
[2023-03-11 13:46:02] [INFO ] Implicit Places using invariants and state equation in 493 ms returned []
Implicit Place search using SMT with State Equation took 736 ms to find 0 implicit places.
[2023-03-11 13:46:02] [INFO ] Redundant transitions in 8 ms returned []
[2023-03-11 13:46:02] [INFO ] Invariant cache hit.
[2023-03-11 13:46:03] [INFO ] Dead Transitions using invariants and state equation in 260 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1032 ms. Remains : 166/166 places, 147/147 transitions.
Computed a total of 166 stabilizing places and 147 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 166 transition count 147
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 215 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 51 ms :[(NOT p0)]
Finished random walk after 115 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=38 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 249 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 52 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
[2023-03-11 13:46:04] [INFO ] Invariant cache hit.
[2023-03-11 13:46:04] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 42 ms returned sat
[2023-03-11 13:46:04] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:04] [INFO ] [Real]Absence check using state equation in 375 ms returned sat
[2023-03-11 13:46:04] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:46:04] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 40 ms returned sat
[2023-03-11 13:46:04] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:05] [INFO ] [Nat]Absence check using state equation in 387 ms returned sat
[2023-03-11 13:46:05] [INFO ] Computed and/alt/rep : 109/115/109 causal constraints (skipped 11 transitions) in 17 ms.
[2023-03-11 13:46:05] [INFO ] Added : 62 causal constraints over 13 iterations in 478 ms. Result :sat
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 56 ms :[(NOT p0)]
Product exploration explored 100000 steps with 912 reset in 389 ms.
Product exploration explored 100000 steps with 910 reset in 346 ms.
Support contains 2 out of 166 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 166/166 places, 147/147 transitions.
Applied a total of 0 rules in 15 ms. Remains 166 /166 variables (removed 0) and now considering 147/147 (removed 0) transitions.
[2023-03-11 13:46:06] [INFO ] Invariant cache hit.
[2023-03-11 13:46:06] [INFO ] Implicit Places using invariants in 278 ms returned []
[2023-03-11 13:46:06] [INFO ] Invariant cache hit.
[2023-03-11 13:46:07] [INFO ] Implicit Places using invariants and state equation in 465 ms returned []
Implicit Place search using SMT with State Equation took 747 ms to find 0 implicit places.
[2023-03-11 13:46:07] [INFO ] Redundant transitions in 8 ms returned []
[2023-03-11 13:46:07] [INFO ] Invariant cache hit.
[2023-03-11 13:46:07] [INFO ] Dead Transitions using invariants and state equation in 251 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1031 ms. Remains : 166/166 places, 147/147 transitions.
Treatment of property HirschbergSinclair-PT-15-LTLFireability-00 finished in 10372 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(F(p0))&&G(p1))))'
Support contains 4 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 294 transition count 275
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 294 transition count 275
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 17 place count 289 transition count 270
Iterating global reduction 0 with 5 rules applied. Total rules applied 22 place count 289 transition count 270
Applied a total of 22 rules in 27 ms. Remains 289 /300 variables (removed 11) and now considering 270/281 (removed 11) transitions.
// Phase 1: matrix 270 rows 289 cols
[2023-03-11 13:46:07] [INFO ] Computed 19 place invariants in 10 ms
[2023-03-11 13:46:08] [INFO ] Implicit Places using invariants in 275 ms returned []
[2023-03-11 13:46:08] [INFO ] Invariant cache hit.
[2023-03-11 13:46:09] [INFO ] Implicit Places using invariants and state equation in 781 ms returned []
Implicit Place search using SMT with State Equation took 1062 ms to find 0 implicit places.
[2023-03-11 13:46:09] [INFO ] Invariant cache hit.
[2023-03-11 13:46:09] [INFO ] Dead Transitions using invariants and state equation in 439 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 289/300 places, 270/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1531 ms. Remains : 289/300 places, 270/281 transitions.
Stuttering acceptance computed with spot in 270 ms :[(NOT p1), (OR (NOT p1) (NOT p0)), (OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=p1, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 4}], [{ cond=(AND p1 p0), acceptance={0} source=1 dest: 0}, { cond=(AND p1 (NOT p0)), acceptance={0} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 4}], [{ cond=p1, acceptance={} source=2 dest: 1}, { cond=(NOT p1), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={} source=3 dest: 2}], [{ cond=true, acceptance={0} source=4 dest: 4}]], initial=3, aps=[p1:(GEQ s0 1), p0:(OR (AND (LT s239 1) (LT s49 1)) (GEQ s87 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 8 steps with 0 reset in 1 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-01 finished in 1962 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G((G(p0) U p1))))'
Support contains 3 out of 300 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Reduce places removed 15 places and 15 transitions.
Drop transitions removed 119 transitions
Trivial Post-agglo rules discarded 119 transitions
Performed 119 trivial Post agglomeration. Transition count delta: 119
Iterating post reduction 0 with 119 rules applied. Total rules applied 119 place count 285 transition count 147
Reduce places removed 119 places and 0 transitions.
Iterating post reduction 1 with 119 rules applied. Total rules applied 238 place count 166 transition count 147
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 246 place count 158 transition count 139
Iterating global reduction 2 with 8 rules applied. Total rules applied 254 place count 158 transition count 139
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 255 place count 158 transition count 138
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 256 place count 157 transition count 138
Applied a total of 256 rules in 35 ms. Remains 157 /300 variables (removed 143) and now considering 138/281 (removed 143) transitions.
// Phase 1: matrix 138 rows 157 cols
[2023-03-11 13:46:09] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-11 13:46:10] [INFO ] Implicit Places using invariants in 271 ms returned []
[2023-03-11 13:46:10] [INFO ] Invariant cache hit.
[2023-03-11 13:46:10] [INFO ] Implicit Places using invariants and state equation in 456 ms returned []
Implicit Place search using SMT with State Equation took 731 ms to find 0 implicit places.
[2023-03-11 13:46:10] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-11 13:46:10] [INFO ] Invariant cache hit.
[2023-03-11 13:46:10] [INFO ] Dead Transitions using invariants and state equation in 210 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 157/300 places, 138/281 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 994 ms. Remains : 157/300 places, 138/281 transitions.
Stuttering acceptance computed with spot in 177 ms :[(NOT p1), (AND (NOT p1) (NOT p0)), (NOT p1)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=(OR p1 p0), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0, 1} source=0 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={1} source=0 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={0, 1} source=0 dest: 2}], [{ cond=(AND p1 (NOT p0)), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0, 1} source=1 dest: 0}, { cond=(AND p1 p0), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={1} source=1 dest: 1}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0, 1} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={1} source=2 dest: 1}, { cond=(AND (NOT p1) p0), acceptance={0, 1} source=2 dest: 2}]], initial=0, aps=[p1:(GEQ s101 1), p0:(AND (GEQ s45 1) (GEQ s49 1))], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 151 steps with 0 reset in 2 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-02 finished in 1198 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((p0||F(p1)))))'
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 292 transition count 273
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 292 transition count 273
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 23 place count 285 transition count 266
Iterating global reduction 0 with 7 rules applied. Total rules applied 30 place count 285 transition count 266
Applied a total of 30 rules in 23 ms. Remains 285 /300 variables (removed 15) and now considering 266/281 (removed 15) transitions.
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:46:10] [INFO ] Computed 19 place invariants in 5 ms
[2023-03-11 13:46:11] [INFO ] Implicit Places using invariants in 320 ms returned []
[2023-03-11 13:46:11] [INFO ] Invariant cache hit.
[2023-03-11 13:46:12] [INFO ] Implicit Places using invariants and state equation in 960 ms returned []
Implicit Place search using SMT with State Equation took 1289 ms to find 0 implicit places.
[2023-03-11 13:46:12] [INFO ] Invariant cache hit.
[2023-03-11 13:46:12] [INFO ] Dead Transitions using invariants and state equation in 407 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 285/300 places, 266/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1722 ms. Remains : 285/300 places, 266/281 transitions.
Stuttering acceptance computed with spot in 216 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(LT s113 1), p1:(GEQ s151 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 478 reset in 441 ms.
Product exploration explored 100000 steps with 471 reset in 480 ms.
Computed a total of 285 stabilizing places and 266 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 285 transition count 266
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 283 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 153 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 164 steps, including 0 resets, run visited all 2 properties in 5 ms. (steps per millisecond=32 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F p1)]
Knowledge based reduction with 7 factoid took 454 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 136 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 139 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 2 out of 285 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Applied a total of 0 rules in 4 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
[2023-03-11 13:46:15] [INFO ] Invariant cache hit.
[2023-03-11 13:46:15] [INFO ] Implicit Places using invariants in 280 ms returned []
[2023-03-11 13:46:15] [INFO ] Invariant cache hit.
[2023-03-11 13:46:16] [INFO ] Implicit Places using invariants and state equation in 890 ms returned []
Implicit Place search using SMT with State Equation took 1181 ms to find 0 implicit places.
[2023-03-11 13:46:16] [INFO ] Invariant cache hit.
[2023-03-11 13:46:16] [INFO ] Dead Transitions using invariants and state equation in 337 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1525 ms. Remains : 285/285 places, 266/266 transitions.
Computed a total of 285 stabilizing places and 266 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 285 transition count 266
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 395 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 219 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 167 steps, including 0 resets, run visited all 2 properties in 7 ms. (steps per millisecond=23 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F p1)]
Knowledge based reduction with 7 factoid took 529 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 156 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 196 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 162 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Product exploration explored 100000 steps with 477 reset in 345 ms.
Product exploration explored 100000 steps with 471 reset in 354 ms.
Applying partial POR strategy [false, true, true]
Stuttering acceptance computed with spot in 164 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 2 out of 285 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Performed 114 Post agglomeration using F-continuation condition.Transition count delta: 0
Iterating post reduction 0 with 114 rules applied. Total rules applied 114 place count 285 transition count 266
Deduced a syphon composed of 114 places in 1 ms
Applied a total of 114 rules in 42 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
[2023-03-11 13:46:19] [INFO ] Redundant transitions in 6 ms returned []
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:46:19] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:20] [INFO ] Dead Transitions using invariants and state equation in 425 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 285/285 places, 266/266 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 483 ms. Remains : 285/285 places, 266/266 transitions.
Support contains 2 out of 285 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Applied a total of 0 rules in 17 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:46:20] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-11 13:46:20] [INFO ] Implicit Places using invariants in 313 ms returned []
[2023-03-11 13:46:20] [INFO ] Invariant cache hit.
[2023-03-11 13:46:21] [INFO ] Implicit Places using invariants and state equation in 932 ms returned []
Implicit Place search using SMT with State Equation took 1247 ms to find 0 implicit places.
[2023-03-11 13:46:21] [INFO ] Invariant cache hit.
[2023-03-11 13:46:21] [INFO ] Dead Transitions using invariants and state equation in 365 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1632 ms. Remains : 285/285 places, 266/266 transitions.
Treatment of property HirschbergSinclair-PT-15-LTLFireability-03 finished in 10855 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0&&X(G(p1)))))'
Support contains 3 out of 300 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions removed 111 transitions
Trivial Post-agglo rules discarded 111 transitions
Performed 111 trivial Post agglomeration. Transition count delta: 111
Iterating post reduction 0 with 111 rules applied. Total rules applied 111 place count 286 transition count 156
Reduce places removed 111 places and 0 transitions.
Iterating post reduction 1 with 111 rules applied. Total rules applied 222 place count 175 transition count 156
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 230 place count 167 transition count 148
Iterating global reduction 2 with 8 rules applied. Total rules applied 238 place count 167 transition count 148
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 239 place count 167 transition count 147
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 240 place count 166 transition count 147
Applied a total of 240 rules in 36 ms. Remains 166 /300 variables (removed 134) and now considering 147/281 (removed 134) transitions.
// Phase 1: matrix 147 rows 166 cols
[2023-03-11 13:46:21] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:22] [INFO ] Implicit Places using invariants in 186 ms returned []
[2023-03-11 13:46:22] [INFO ] Invariant cache hit.
[2023-03-11 13:46:22] [INFO ] Implicit Places using invariants and state equation in 370 ms returned []
Implicit Place search using SMT with State Equation took 565 ms to find 0 implicit places.
[2023-03-11 13:46:22] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-11 13:46:22] [INFO ] Invariant cache hit.
[2023-03-11 13:46:22] [INFO ] Dead Transitions using invariants and state equation in 181 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 166/300 places, 147/281 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 794 ms. Remains : 166/300 places, 147/281 transitions.
Stuttering acceptance computed with spot in 176 ms :[(OR (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=p0, acceptance={0} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 0}, { cond=p1, acceptance={} source=1 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(LT s141 1), p1:(AND (GEQ s13 1) (GEQ s148 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 163 steps with 0 reset in 1 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-04 finished in 991 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((p0||G(p1)))))'
Support contains 4 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 292 transition count 273
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 292 transition count 273
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 22 place count 286 transition count 267
Iterating global reduction 0 with 6 rules applied. Total rules applied 28 place count 286 transition count 267
Applied a total of 28 rules in 30 ms. Remains 286 /300 variables (removed 14) and now considering 267/281 (removed 14) transitions.
// Phase 1: matrix 267 rows 286 cols
[2023-03-11 13:46:22] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:23] [INFO ] Implicit Places using invariants in 209 ms returned []
[2023-03-11 13:46:23] [INFO ] Invariant cache hit.
[2023-03-11 13:46:23] [INFO ] Implicit Places using invariants and state equation in 889 ms returned []
Implicit Place search using SMT with State Equation took 1101 ms to find 0 implicit places.
[2023-03-11 13:46:23] [INFO ] Invariant cache hit.
[2023-03-11 13:46:24] [INFO ] Dead Transitions using invariants and state equation in 389 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 286/300 places, 267/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1526 ms. Remains : 286/300 places, 267/281 transitions.
Stuttering acceptance computed with spot in 105 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=(AND p1 (NOT p0)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 0}]], initial=1, aps=[p1:(OR (LT s11 1) (LT s198 1)), p0:(AND (GEQ s21 1) (GEQ s68 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 4364 reset in 584 ms.
Product exploration explored 100000 steps with 4331 reset in 409 ms.
Computed a total of 286 stabilizing places and 267 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 286 transition count 267
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p1 (NOT p0)), (X (AND p1 (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (F (G p1)), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0)))))]
Property proved to be true thanks to knowledge :(F (G p1))
Knowledge based reduction with 6 factoid took 200 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA HirschbergSinclair-PT-15-LTLFireability-05 TRUE TECHNIQUES KNOWLEDGE
Treatment of property HirschbergSinclair-PT-15-LTLFireability-05 finished in 2948 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((p0||G(p1)))))'
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Reduce places removed 15 places and 15 transitions.
Drop transitions removed 120 transitions
Trivial Post-agglo rules discarded 120 transitions
Performed 120 trivial Post agglomeration. Transition count delta: 120
Iterating post reduction 0 with 120 rules applied. Total rules applied 120 place count 285 transition count 146
Reduce places removed 120 places and 0 transitions.
Iterating post reduction 1 with 120 rules applied. Total rules applied 240 place count 165 transition count 146
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 246 place count 159 transition count 140
Iterating global reduction 2 with 6 rules applied. Total rules applied 252 place count 159 transition count 140
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 253 place count 159 transition count 139
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 254 place count 158 transition count 139
Applied a total of 254 rules in 31 ms. Remains 158 /300 variables (removed 142) and now considering 139/281 (removed 142) transitions.
// Phase 1: matrix 139 rows 158 cols
[2023-03-11 13:46:25] [INFO ] Computed 19 place invariants in 1 ms
[2023-03-11 13:46:26] [INFO ] Implicit Places using invariants in 276 ms returned []
[2023-03-11 13:46:26] [INFO ] Invariant cache hit.
[2023-03-11 13:46:26] [INFO ] Implicit Places using invariants and state equation in 474 ms returned []
Implicit Place search using SMT with State Equation took 753 ms to find 0 implicit places.
[2023-03-11 13:46:26] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-11 13:46:26] [INFO ] Invariant cache hit.
[2023-03-11 13:46:26] [INFO ] Dead Transitions using invariants and state equation in 236 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 158/300 places, 139/281 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1033 ms. Remains : 158/300 places, 139/281 transitions.
Stuttering acceptance computed with spot in 105 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}], [{ cond=(AND p1 (NOT p0)), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(LT s29 1), p0:(GEQ s43 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 1065 reset in 302 ms.
Product exploration explored 100000 steps with 1066 reset in 345 ms.
Computed a total of 158 stabilizing places and 139 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 158 transition count 139
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p1 (NOT p0)), (F (G p1)), (F (G (NOT p0)))]
False Knowledge obtained : [(X (AND p1 (NOT p0))), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Property proved to be true thanks to knowledge :(F (G p1))
Knowledge based reduction with 3 factoid took 477 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA HirschbergSinclair-PT-15-LTLFireability-06 TRUE TECHNIQUES KNOWLEDGE
Treatment of property HirschbergSinclair-PT-15-LTLFireability-06 finished in 2390 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(p0) U (!p1&&G(p2))))'
Support contains 4 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 294 transition count 275
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 294 transition count 275
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 17 place count 289 transition count 270
Iterating global reduction 0 with 5 rules applied. Total rules applied 22 place count 289 transition count 270
Applied a total of 22 rules in 25 ms. Remains 289 /300 variables (removed 11) and now considering 270/281 (removed 11) transitions.
// Phase 1: matrix 270 rows 289 cols
[2023-03-11 13:46:28] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-11 13:46:28] [INFO ] Implicit Places using invariants in 305 ms returned []
[2023-03-11 13:46:28] [INFO ] Invariant cache hit.
[2023-03-11 13:46:29] [INFO ] Implicit Places using invariants and state equation in 927 ms returned []
Implicit Place search using SMT with State Equation took 1235 ms to find 0 implicit places.
[2023-03-11 13:46:29] [INFO ] Invariant cache hit.
[2023-03-11 13:46:29] [INFO ] Dead Transitions using invariants and state equation in 388 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 289/300 places, 270/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1650 ms. Remains : 289/300 places, 270/281 transitions.
Stuttering acceptance computed with spot in 264 ms :[(OR (NOT p2) p1), (NOT p0), (NOT p2), true, (AND (NOT p2) p0)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=(OR p1 (NOT p2)), acceptance={0} source=0 dest: 0}, { cond=(OR p1 (NOT p2)), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p1) p2), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p2) p0), acceptance={0} source=2 dest: 0}, { cond=(AND (NOT p2) p0), acceptance={} source=2 dest: 1}, { cond=p2, acceptance={} source=2 dest: 2}, { cond=(AND (NOT p2) (NOT p0)), acceptance={} source=2 dest: 3}, { cond=(AND p2 (NOT p0)), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(AND (NOT p2) p0), acceptance={} source=4 dest: 3}, { cond=(AND p2 p0), acceptance={} source=4 dest: 4}]], initial=0, aps=[p1:(AND (GEQ s9 1) (GEQ s203 1)), p2:(LT s59 1), p0:(GEQ s37 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 25112 reset in 558 ms.
Product exploration explored 100000 steps with 25018 reset in 371 ms.
Computed a total of 289 stabilizing places and 270 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 289 transition count 270
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) p2 (NOT p0)), (X (NOT (OR p1 (NOT p2)))), (X (AND (NOT p1) p2)), (X (NOT p0)), (X (NOT (AND (NOT p2) p0))), (X p2), (X (AND p2 (NOT p0))), (X (NOT (AND (NOT p2) (NOT p0)))), (X (X (NOT (OR p1 (NOT p2))))), (X (X (AND (NOT p1) p2))), (X (X (NOT p0))), (X (X (NOT (AND (NOT p2) p0)))), (X (X p2)), true, (X (X (NOT (AND p2 p0)))), (X (X (AND p2 (NOT p0)))), (X (X (NOT (AND (NOT p2) (NOT p0))))), (F (G (NOT p1))), (F (G p2)), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 20 factoid took 1524 ms. Reduced automaton from 5 states, 12 edges and 3 AP (stutter sensitive) to 5 states, 14 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 314 ms :[(OR (NOT p2) p1), (AND p2 (NOT p0) (NOT p1)), (NOT p2), true, (AND (NOT p2) p0)]
Finished random walk after 1820 steps, including 6 resets, run visited all 9 properties in 52 ms. (steps per millisecond=35 )
Knowledge obtained : [(AND (NOT p1) p2 (NOT p0)), (X (NOT (OR p1 (NOT p2)))), (X (AND (NOT p1) p2)), (X (NOT p0)), (X (NOT (AND (NOT p2) p0))), (X p2), (X (AND p2 (NOT p0))), (X (NOT (AND (NOT p2) (NOT p0)))), (X (X (NOT (OR p1 (NOT p2))))), (X (X (AND (NOT p1) p2))), (X (X (NOT p0))), (X (X (NOT (AND (NOT p2) p0)))), (X (X p2)), true, (X (X (NOT (AND p2 p0)))), (X (X (AND p2 (NOT p0)))), (X (X (NOT (AND (NOT p2) (NOT p0))))), (F (G (NOT p1))), (F (G p2)), (F (G (NOT p0)))]
False Knowledge obtained : [(F (AND (NOT p2) p0)), (F (NOT (AND p2 (NOT p0) (NOT p1)))), (F (AND (NOT p2) (NOT p0))), (F (NOT p2)), (F (OR (AND (NOT p2) p0) (AND p0 p1))), (F (OR (AND (NOT p2) (NOT p0)) (AND (NOT p0) p1))), (F (NOT (AND p2 (NOT p1)))), (F (AND p2 p0)), (F (NOT (AND p2 (NOT p0))))]
Property proved to be false thanks to negative knowledge :(F (AND (NOT p2) (NOT p0)))
Knowledge based reduction with 20 factoid took 574 ms. Reduced automaton from 5 states, 14 edges and 3 AP (stutter insensitive) to 1 states, 1 edges and 0 AP (stutter insensitive).
FORMULA HirschbergSinclair-PT-15-LTLFireability-07 FALSE TECHNIQUES KNOWLEDGE
Treatment of property HirschbergSinclair-PT-15-LTLFireability-07 finished in 5481 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(p0) U p1)||F(p2))))'
Support contains 4 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 293 transition count 274
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 293 transition count 274
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 20 place count 287 transition count 268
Iterating global reduction 0 with 6 rules applied. Total rules applied 26 place count 287 transition count 268
Applied a total of 26 rules in 51 ms. Remains 287 /300 variables (removed 13) and now considering 268/281 (removed 13) transitions.
// Phase 1: matrix 268 rows 287 cols
[2023-03-11 13:46:33] [INFO ] Computed 19 place invariants in 4 ms
[2023-03-11 13:46:33] [INFO ] Implicit Places using invariants in 311 ms returned []
[2023-03-11 13:46:34] [INFO ] Invariant cache hit.
[2023-03-11 13:46:34] [INFO ] Implicit Places using invariants and state equation in 919 ms returned []
Implicit Place search using SMT with State Equation took 1259 ms to find 0 implicit places.
[2023-03-11 13:46:34] [INFO ] Invariant cache hit.
[2023-03-11 13:46:35] [INFO ] Dead Transitions using invariants and state equation in 473 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 287/300 places, 268/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1792 ms. Remains : 287/300 places, 268/281 transitions.
Stuttering acceptance computed with spot in 223 ms :[(AND (NOT p1) (NOT p2)), (AND (NOT p1) (NOT p2)), (NOT p2), (AND (NOT p2) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0 (NOT p2)), acceptance={0} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0) (NOT p2)), acceptance={0} source=1 dest: 2}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={0} source=1 dest: 3}], [{ cond=(NOT p2), acceptance={0} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=3 dest: 2}, { cond=(AND p0 (NOT p2)), acceptance={} source=3 dest: 3}]], initial=0, aps=[p1:(AND (GEQ s1 1) (GEQ s240 1)), p0:(GEQ s73 1), p2:(AND (GEQ s1 1) (GEQ s285 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 341 reset in 319 ms.
Product exploration explored 100000 steps with 341 reset in 298 ms.
Computed a total of 287 stabilizing places and 268 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 287 transition count 268
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2)), (X (AND (NOT p1) (NOT p0) (NOT p2))), (X (NOT (AND (NOT p1) p0 (NOT p2)))), (X (X (AND (NOT p1) (NOT p0) (NOT p2)))), (X (X (NOT (AND (NOT p1) p0 (NOT p2))))), (X (X (NOT p2))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (NOT (AND p0 (NOT p2))))), (F (G (NOT p1))), (F (G (NOT p0))), (F (G (NOT p2)))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 11 factoid took 666 ms. Reduced automaton from 4 states, 7 edges and 3 AP (stutter sensitive) to 2 states, 2 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 99 ms :[(NOT p2), (NOT p2)]
Finished random walk after 290 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=96 )
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2)), (X (AND (NOT p1) (NOT p0) (NOT p2))), (X (NOT (AND (NOT p1) p0 (NOT p2)))), (X (X (AND (NOT p1) (NOT p0) (NOT p2)))), (X (X (NOT (AND (NOT p1) p0 (NOT p2))))), (X (X (NOT p2))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (NOT (AND p0 (NOT p2))))), (F (G (NOT p1))), (F (G (NOT p0))), (F (G (NOT p2)))]
False Knowledge obtained : [(F p2)]
Knowledge based reduction with 11 factoid took 696 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 47 ms :[(NOT p2)]
Stuttering acceptance computed with spot in 53 ms :[(NOT p2)]
[2023-03-11 13:46:38] [INFO ] Invariant cache hit.
[2023-03-11 13:46:38] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 46 ms returned sat
[2023-03-11 13:46:38] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:40] [INFO ] [Real]Absence check using state equation in 1947 ms returned sat
[2023-03-11 13:46:40] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:46:40] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 35 ms returned sat
[2023-03-11 13:46:40] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:41] [INFO ] [Nat]Absence check using state equation in 794 ms returned sat
[2023-03-11 13:46:41] [INFO ] Computed and/alt/rep : 170/542/170 causal constraints (skipped 83 transitions) in 22 ms.
[2023-03-11 13:46:45] [INFO ] Added : 149 causal constraints over 30 iterations in 3726 ms. Result :sat
Could not prove EG (NOT p2)
Support contains 2 out of 287 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 287/287 places, 268/268 transitions.
Reduce places removed 14 places and 14 transitions.
Drop transitions removed 105 transitions
Trivial Post-agglo rules discarded 105 transitions
Performed 105 trivial Post agglomeration. Transition count delta: 105
Iterating post reduction 0 with 105 rules applied. Total rules applied 105 place count 273 transition count 149
Reduce places removed 105 places and 0 transitions.
Iterating post reduction 1 with 105 rules applied. Total rules applied 210 place count 168 transition count 149
Applied a total of 210 rules in 19 ms. Remains 168 /287 variables (removed 119) and now considering 149/268 (removed 119) transitions.
// Phase 1: matrix 149 rows 168 cols
[2023-03-11 13:46:45] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:45] [INFO ] Implicit Places using invariants in 286 ms returned []
[2023-03-11 13:46:45] [INFO ] Invariant cache hit.
[2023-03-11 13:46:45] [INFO ] Implicit Places using invariants and state equation in 442 ms returned []
Implicit Place search using SMT with State Equation took 730 ms to find 0 implicit places.
[2023-03-11 13:46:45] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-11 13:46:45] [INFO ] Invariant cache hit.
[2023-03-11 13:46:46] [INFO ] Dead Transitions using invariants and state equation in 249 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 168/287 places, 149/268 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1009 ms. Remains : 168/287 places, 149/268 transitions.
Computed a total of 168 stabilizing places and 149 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 168 transition count 149
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p2), (X (NOT p2)), (X (X (NOT p2))), (F (G (NOT p2)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 221 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 51 ms :[(NOT p2)]
Finished random walk after 167 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=83 )
Knowledge obtained : [(NOT p2), (X (NOT p2)), (X (X (NOT p2))), (F (G (NOT p2)))]
False Knowledge obtained : [(F p2)]
Knowledge based reduction with 4 factoid took 266 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 52 ms :[(NOT p2)]
Stuttering acceptance computed with spot in 54 ms :[(NOT p2)]
[2023-03-11 13:46:46] [INFO ] Invariant cache hit.
[2023-03-11 13:46:47] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 36 ms returned sat
[2023-03-11 13:46:47] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:48] [INFO ] [Real]Absence check using state equation in 865 ms returned sat
[2023-03-11 13:46:48] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:46:48] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 40 ms returned sat
[2023-03-11 13:46:48] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:46:49] [INFO ] [Nat]Absence check using state equation in 1131 ms returned sat
[2023-03-11 13:46:49] [INFO ] Computed and/alt/rep : 111/117/111 causal constraints (skipped 11 transitions) in 9 ms.
[2023-03-11 13:46:50] [INFO ] Added : 103 causal constraints over 21 iterations in 1046 ms. Result :sat
Could not prove EG (NOT p2)
Stuttering acceptance computed with spot in 64 ms :[(NOT p2)]
Product exploration explored 100000 steps with 621 reset in 271 ms.
Product exploration explored 100000 steps with 621 reset in 309 ms.
Support contains 2 out of 168 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 168/168 places, 149/149 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 168 transition count 147
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 166 transition count 147
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 5 place count 165 transition count 146
Iterating global reduction 2 with 1 rules applied. Total rules applied 6 place count 165 transition count 146
Applied a total of 6 rules in 22 ms. Remains 165 /168 variables (removed 3) and now considering 146/149 (removed 3) transitions.
// Phase 1: matrix 146 rows 165 cols
[2023-03-11 13:46:51] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:51] [INFO ] Implicit Places using invariants in 260 ms returned []
[2023-03-11 13:46:51] [INFO ] Invariant cache hit.
[2023-03-11 13:46:51] [INFO ] Implicit Places using invariants and state equation in 453 ms returned []
Implicit Place search using SMT with State Equation took 721 ms to find 0 implicit places.
[2023-03-11 13:46:51] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-11 13:46:51] [INFO ] Invariant cache hit.
[2023-03-11 13:46:52] [INFO ] Dead Transitions using invariants and state equation in 189 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 165/168 places, 146/149 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 946 ms. Remains : 165/168 places, 146/149 transitions.
Treatment of property HirschbergSinclair-PT-15-LTLFireability-09 finished in 18509 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((F(X(F(G((G(p1) U p1)))))&&X(p1)&&p0))))'
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 292 transition count 273
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 292 transition count 273
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 23 place count 285 transition count 266
Iterating global reduction 0 with 7 rules applied. Total rules applied 30 place count 285 transition count 266
Applied a total of 30 rules in 24 ms. Remains 285 /300 variables (removed 15) and now considering 266/281 (removed 15) transitions.
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:46:52] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:52] [INFO ] Implicit Places using invariants in 311 ms returned []
[2023-03-11 13:46:52] [INFO ] Invariant cache hit.
[2023-03-11 13:46:53] [INFO ] Implicit Places using invariants and state equation in 880 ms returned []
Implicit Place search using SMT with State Equation took 1199 ms to find 0 implicit places.
[2023-03-11 13:46:53] [INFO ] Invariant cache hit.
[2023-03-11 13:46:53] [INFO ] Dead Transitions using invariants and state equation in 351 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 285/300 places, 266/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1575 ms. Remains : 285/300 places, 266/281 transitions.
Stuttering acceptance computed with spot in 267 ms :[true, (OR (NOT p1) (NOT p0)), (OR (NOT p0) (NOT p1)), (OR (NOT p1) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 3}], [{ cond=(OR (NOT p0) (NOT p1)), acceptance={} source=3 dest: 0}, { cond=(AND p0 p1), acceptance={} source=3 dest: 3}]], initial=1, aps=[p0:(AND (GEQ s21 1) (GEQ s74 1)), p1:(AND (GEQ s21 1) (GEQ s74 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-11 finished in 1871 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 293 transition count 274
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 293 transition count 274
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 21 place count 286 transition count 267
Iterating global reduction 0 with 7 rules applied. Total rules applied 28 place count 286 transition count 267
Applied a total of 28 rules in 23 ms. Remains 286 /300 variables (removed 14) and now considering 267/281 (removed 14) transitions.
// Phase 1: matrix 267 rows 286 cols
[2023-03-11 13:46:54] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-11 13:46:54] [INFO ] Implicit Places using invariants in 324 ms returned []
[2023-03-11 13:46:54] [INFO ] Invariant cache hit.
[2023-03-11 13:46:55] [INFO ] Implicit Places using invariants and state equation in 880 ms returned []
Implicit Place search using SMT with State Equation took 1206 ms to find 0 implicit places.
[2023-03-11 13:46:55] [INFO ] Invariant cache hit.
[2023-03-11 13:46:55] [INFO ] Dead Transitions using invariants and state equation in 270 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 286/300 places, 267/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1500 ms. Remains : 286/300 places, 267/281 transitions.
Stuttering acceptance computed with spot in 98 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s23 1) (LT s72 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 5 steps with 0 reset in 0 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-12 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-12 finished in 1620 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((p0||F(p1)))))'
Support contains 3 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 293 transition count 274
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 293 transition count 274
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 20 place count 287 transition count 268
Iterating global reduction 0 with 6 rules applied. Total rules applied 26 place count 287 transition count 268
Applied a total of 26 rules in 22 ms. Remains 287 /300 variables (removed 13) and now considering 268/281 (removed 13) transitions.
// Phase 1: matrix 268 rows 287 cols
[2023-03-11 13:46:55] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:46:55] [INFO ] Implicit Places using invariants in 289 ms returned []
[2023-03-11 13:46:55] [INFO ] Invariant cache hit.
[2023-03-11 13:46:56] [INFO ] Implicit Places using invariants and state equation in 967 ms returned []
Implicit Place search using SMT with State Equation took 1258 ms to find 0 implicit places.
[2023-03-11 13:46:56] [INFO ] Invariant cache hit.
[2023-03-11 13:46:57] [INFO ] Dead Transitions using invariants and state equation in 373 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 287/300 places, 268/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1654 ms. Remains : 287/300 places, 268/281 transitions.
Stuttering acceptance computed with spot in 194 ms :[(NOT p1), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=(NOT p1), acceptance={0} source=0 dest: 0}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p1:(OR (LT s13 1) (LT s228 1)), p0:(LT s65 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 33333 reset in 474 ms.
Product exploration explored 100000 steps with 33333 reset in 412 ms.
Computed a total of 287 stabilizing places and 268 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 287 transition count 268
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p1 p0), (X (X (NOT (AND (NOT p0) (NOT p1))))), (F (G p1)), (F (G p0))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (X (NOT (AND (NOT p0) (NOT p1)))))
Knowledge based reduction with 4 factoid took 101 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA HirschbergSinclair-PT-15-LTLFireability-13 TRUE TECHNIQUES KNOWLEDGE
Treatment of property HirschbergSinclair-PT-15-LTLFireability-13 finished in 2962 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G((p0&&(p1 U (p2||G(p1))))))))'
Support contains 4 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 292 transition count 273
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 292 transition count 273
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 23 place count 285 transition count 266
Iterating global reduction 0 with 7 rules applied. Total rules applied 30 place count 285 transition count 266
Applied a total of 30 rules in 15 ms. Remains 285 /300 variables (removed 15) and now considering 266/281 (removed 15) transitions.
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:46:58] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-11 13:46:58] [INFO ] Implicit Places using invariants in 176 ms returned []
[2023-03-11 13:46:58] [INFO ] Invariant cache hit.
[2023-03-11 13:46:59] [INFO ] Implicit Places using invariants and state equation in 918 ms returned []
Implicit Place search using SMT with State Equation took 1096 ms to find 0 implicit places.
[2023-03-11 13:46:59] [INFO ] Invariant cache hit.
[2023-03-11 13:47:00] [INFO ] Dead Transitions using invariants and state equation in 364 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 285/300 places, 266/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1478 ms. Remains : 285/300 places, 266/281 transitions.
Stuttering acceptance computed with spot in 187 ms :[true, (OR (NOT p0) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (AND (NOT p1) (NOT p2)))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 3}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=(OR (NOT p0) (AND (NOT p2) (NOT p1))), acceptance={} source=3 dest: 0}, { cond=(OR (AND p0 p2) (AND p0 p1)), acceptance={} source=3 dest: 3}]], initial=2, aps=[p0:(OR (LT s23 1) (LT s120 1)), p2:(AND (GEQ s51 1) (LT s149 1)), p1:(LT s149 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 141 steps with 0 reset in 1 ms.
FORMULA HirschbergSinclair-PT-15-LTLFireability-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-15-LTLFireability-14 finished in 1689 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F((F(p1)&&p0))||X((F(p2) U p3))))'
Support contains 6 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 292 transition count 273
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 292 transition count 273
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 23 place count 285 transition count 266
Iterating global reduction 0 with 7 rules applied. Total rules applied 30 place count 285 transition count 266
Applied a total of 30 rules in 22 ms. Remains 285 /300 variables (removed 15) and now considering 266/281 (removed 15) transitions.
[2023-03-11 13:47:00] [INFO ] Invariant cache hit.
[2023-03-11 13:47:00] [INFO ] Implicit Places using invariants in 287 ms returned []
[2023-03-11 13:47:00] [INFO ] Invariant cache hit.
[2023-03-11 13:47:01] [INFO ] Implicit Places using invariants and state equation in 882 ms returned []
Implicit Place search using SMT with State Equation took 1171 ms to find 0 implicit places.
[2023-03-11 13:47:01] [INFO ] Invariant cache hit.
[2023-03-11 13:47:01] [INFO ] Dead Transitions using invariants and state equation in 400 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 285/300 places, 266/281 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1595 ms. Remains : 285/300 places, 266/281 transitions.
Stuttering acceptance computed with spot in 313 ms :[(OR (AND (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p3))), (OR (AND (NOT p0) (NOT p3)) (AND (NOT p1) (NOT p3))), (AND (NOT p1) (NOT p3)), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p2))), (AND (NOT p1) (NOT p2))]
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={} source=0 dest: 2}], [{ cond=(AND (NOT p0) (NOT p3)), acceptance={} source=1 dest: 1}, { cond=(AND p0 (NOT p1) (NOT p3)), acceptance={} source=1 dest: 2}, { cond=(AND (NOT p0) (NOT p3) (NOT p2)), acceptance={} source=1 dest: 3}, { cond=(AND p0 (NOT p1) (NOT p3) (NOT p2)), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p1) (NOT p3)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p3) (NOT p2)), acceptance={} source=2 dest: 4}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=3 dest: 3}, { cond=(AND p0 (NOT p1) (NOT p2)), acceptance={} source=3 dest: 4}], [{ cond=(AND (NOT p1) (NOT p2)), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(AND (GEQ s15 1) (GEQ s224 1) (GEQ s19 1) (GEQ s70 1)), p1:(AND (GEQ s19 1) (GEQ s70 1)), p3:(AND (GEQ s17 1) (GEQ s222 1)), p2:(OR (AND (GEQ s15 1) (G...], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 413 reset in 391 ms.
Product exploration explored 100000 steps with 412 reset in 404 ms.
Computed a total of 285 stabilizing places and 266 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 285 transition count 266
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p3) (NOT p2)), (X (NOT (AND p0 (NOT p1) (NOT p3)))), (X (NOT (AND p0 (NOT p1) (NOT p3) (NOT p2)))), (X (AND (NOT p1) (NOT p3) (NOT p2))), (X (AND (NOT p0) (NOT p3))), (X (AND (NOT p1) (NOT p3))), (X (AND (NOT p0) (NOT p3) (NOT p2))), (X (X (NOT (AND p0 (NOT p1) (NOT p3))))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1) (NOT p3) (NOT p2))))), (X (X (AND (NOT p0) (NOT p3)))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (AND (NOT p0) (NOT p3) (NOT p2)))), (F (G (NOT p0))), (F (G (NOT p1))), (F (G (NOT p3))), (F (G (NOT p2)))]
False Knowledge obtained : [(X (X (AND (NOT p1) (NOT p3) (NOT p2)))), (X (X (NOT (AND (NOT p1) (NOT p3) (NOT p2))))), (X (X (AND (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p1) (NOT p2))))), (X (X (AND (NOT p1) (NOT p3)))), (X (X (NOT (AND (NOT p1) (NOT p3)))))]
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 17 factoid took 1455 ms. Reduced automaton from 5 states, 11 edges and 4 AP (stutter sensitive) to 5 states, 11 edges and 4 AP (stutter sensitive).
Stuttering acceptance computed with spot in 334 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p2))), (OR (AND (NOT p0) (NOT p3)) (AND (NOT p1) (NOT p3))), (AND (NOT p1) (NOT p3)), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p2))), (AND (NOT p1) (NOT p2))]
Incomplete random walk after 10000 steps, including 33 resets, run finished after 478 ms. (steps per millisecond=20 ) properties (out of 9) seen :6
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-11 13:47:05] [INFO ] Invariant cache hit.
[2023-03-11 13:47:05] [INFO ] After 86ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Found 3 invariant AP formulas.
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p3) (NOT p2)), (X (NOT (AND p0 (NOT p1) (NOT p3)))), (X (NOT (AND p0 (NOT p1) (NOT p3) (NOT p2)))), (X (AND (NOT p1) (NOT p3) (NOT p2))), (X (AND (NOT p0) (NOT p3))), (X (AND (NOT p1) (NOT p3))), (X (AND (NOT p0) (NOT p3) (NOT p2))), (X (X (NOT (AND p0 (NOT p1) (NOT p3))))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1) (NOT p3) (NOT p2))))), (X (X (AND (NOT p0) (NOT p3)))), (X (X (AND (NOT p0) (NOT p2)))), (X (X (AND (NOT p0) (NOT p3) (NOT p2)))), (F (G (NOT p0))), (F (G (NOT p1))), (F (G (NOT p3))), (F (G (NOT p2))), (G (NOT (AND p0 (NOT p2) (NOT p3) (NOT p1)))), (G (NOT (AND p0 (NOT p3) (NOT p1)))), (G (NOT (AND p0 (NOT p2) (NOT p1))))]
False Knowledge obtained : [(X (X (AND (NOT p1) (NOT p3) (NOT p2)))), (X (X (NOT (AND (NOT p1) (NOT p3) (NOT p2))))), (X (X (AND (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p1) (NOT p2))))), (X (X (AND (NOT p1) (NOT p3)))), (X (X (NOT (AND (NOT p1) (NOT p3))))), (F (NOT (AND (NOT p3) (NOT p1)))), (F (NOT (AND (NOT p0) (NOT p2)))), (F (NOT (AND (NOT p2) (NOT p3) (NOT p1)))), (F (NOT (AND (NOT p0) (NOT p3)))), (F (NOT (AND (NOT p0) (NOT p2) (NOT p3)))), (F (NOT (AND (NOT p2) (NOT p1))))]
Knowledge based reduction with 20 factoid took 1711 ms. Reduced automaton from 5 states, 11 edges and 4 AP (stutter sensitive) to 3 states, 5 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 171 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 168 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
[2023-03-11 13:47:07] [INFO ] Invariant cache hit.
[2023-03-11 13:47:08] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 53 ms returned sat
[2023-03-11 13:47:08] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:09] [INFO ] [Real]Absence check using state equation in 1078 ms returned sat
[2023-03-11 13:47:09] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:47:09] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 36 ms returned sat
[2023-03-11 13:47:09] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:10] [INFO ] [Nat]Absence check using state equation in 799 ms returned sat
[2023-03-11 13:47:10] [INFO ] Computed and/alt/rep : 176/604/176 causal constraints (skipped 75 transitions) in 21 ms.
[2023-03-11 13:47:12] [INFO ] Added : 154 causal constraints over 31 iterations in 1703 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p3))
[2023-03-11 13:47:12] [INFO ] Invariant cache hit.
[2023-03-11 13:47:12] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 58 ms returned sat
[2023-03-11 13:47:12] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:13] [INFO ] [Real]Absence check using state equation in 1253 ms returned sat
[2023-03-11 13:47:13] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:47:14] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 49 ms returned sat
[2023-03-11 13:47:14] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:14] [INFO ] [Nat]Absence check using state equation in 874 ms returned sat
[2023-03-11 13:47:15] [INFO ] Computed and/alt/rep : 176/604/176 causal constraints (skipped 75 transitions) in 31 ms.
[2023-03-11 13:47:16] [INFO ] Added : 143 causal constraints over 29 iterations in 1851 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p2))
Support contains 6 out of 285 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Applied a total of 0 rules in 8 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
[2023-03-11 13:47:16] [INFO ] Invariant cache hit.
[2023-03-11 13:47:17] [INFO ] Implicit Places using invariants in 310 ms returned []
[2023-03-11 13:47:17] [INFO ] Invariant cache hit.
[2023-03-11 13:47:18] [INFO ] Implicit Places using invariants and state equation in 893 ms returned []
Implicit Place search using SMT with State Equation took 1214 ms to find 0 implicit places.
[2023-03-11 13:47:18] [INFO ] Invariant cache hit.
[2023-03-11 13:47:18] [INFO ] Dead Transitions using invariants and state equation in 361 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1591 ms. Remains : 285/285 places, 266/266 transitions.
Computed a total of 285 stabilizing places and 266 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 285 transition count 266
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p3) (NOT p2)), (X (AND (NOT p0) (NOT p2) (NOT p3))), (X (AND (NOT p0) (NOT p3))), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2) (NOT p3)))), (X (X (AND (NOT p0) (NOT p3)))), (X (X (AND (NOT p0) (NOT p2)))), (F (G (NOT p0))), (F (G (NOT p3))), (F (G (NOT p2)))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 661 ms. Reduced automaton from 3 states, 5 edges and 3 AP (stutter sensitive) to 3 states, 5 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 179 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
Finished random walk after 243 steps, including 0 resets, run visited all 3 properties in 12 ms. (steps per millisecond=20 )
Knowledge obtained : [(AND (NOT p0) (NOT p3) (NOT p2)), (X (AND (NOT p0) (NOT p2) (NOT p3))), (X (AND (NOT p0) (NOT p3))), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2) (NOT p3)))), (X (X (AND (NOT p0) (NOT p3)))), (X (X (AND (NOT p0) (NOT p2)))), (F (G (NOT p0))), (F (G (NOT p3))), (F (G (NOT p2)))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) (NOT p3)))), (F (NOT (AND (NOT p0) (NOT p2)))), (F (NOT (AND (NOT p0) (NOT p2) (NOT p3))))]
Knowledge based reduction with 10 factoid took 734 ms. Reduced automaton from 3 states, 5 edges and 3 AP (stutter sensitive) to 3 states, 5 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 199 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 173 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
[2023-03-11 13:47:20] [INFO ] Invariant cache hit.
[2023-03-11 13:47:20] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 60 ms returned sat
[2023-03-11 13:47:20] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:21] [INFO ] [Real]Absence check using state equation in 982 ms returned sat
[2023-03-11 13:47:21] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:47:22] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 62 ms returned sat
[2023-03-11 13:47:22] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:23] [INFO ] [Nat]Absence check using state equation in 926 ms returned sat
[2023-03-11 13:47:23] [INFO ] Computed and/alt/rep : 176/604/176 causal constraints (skipped 75 transitions) in 29 ms.
[2023-03-11 13:47:24] [INFO ] Added : 154 causal constraints over 31 iterations in 1651 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p3))
[2023-03-11 13:47:24] [INFO ] Invariant cache hit.
[2023-03-11 13:47:25] [INFO ] [Real]Absence check using 0 positive and 19 generalized place invariants in 59 ms returned sat
[2023-03-11 13:47:25] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:26] [INFO ] [Real]Absence check using state equation in 1283 ms returned sat
[2023-03-11 13:47:26] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 13:47:26] [INFO ] [Nat]Absence check using 0 positive and 19 generalized place invariants in 38 ms returned sat
[2023-03-11 13:47:26] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 13:47:27] [INFO ] [Nat]Absence check using state equation in 550 ms returned sat
[2023-03-11 13:47:27] [INFO ] Computed and/alt/rep : 176/604/176 causal constraints (skipped 75 transitions) in 21 ms.
[2023-03-11 13:47:29] [INFO ] Added : 143 causal constraints over 29 iterations in 1660 ms. Result :sat
Could not prove EG (AND (NOT p0) (NOT p2))
Stuttering acceptance computed with spot in 169 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 413 reset in 375 ms.
Product exploration explored 100000 steps with 412 reset in 416 ms.
Applying partial POR strategy [false, true, true]
Stuttering acceptance computed with spot in 172 ms :[(OR (AND (NOT p0) (NOT p3)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p2))]
Support contains 6 out of 285 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Performed 97 Post agglomeration using F-continuation condition.Transition count delta: 0
Iterating post reduction 0 with 97 rules applied. Total rules applied 97 place count 285 transition count 266
Deduced a syphon composed of 97 places in 1 ms
Applied a total of 97 rules in 27 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
[2023-03-11 13:47:30] [INFO ] Redundant transitions in 1 ms returned []
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:47:30] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-11 13:47:30] [INFO ] Dead Transitions using invariants and state equation in 333 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 285/285 places, 266/266 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 371 ms. Remains : 285/285 places, 266/266 transitions.
Support contains 6 out of 285 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 285/285 places, 266/266 transitions.
Applied a total of 0 rules in 4 ms. Remains 285 /285 variables (removed 0) and now considering 266/266 (removed 0) transitions.
// Phase 1: matrix 266 rows 285 cols
[2023-03-11 13:47:30] [INFO ] Computed 19 place invariants in 1 ms
[2023-03-11 13:47:30] [INFO ] Implicit Places using invariants in 153 ms returned []
[2023-03-11 13:47:30] [INFO ] Invariant cache hit.
[2023-03-11 13:47:31] [INFO ] Implicit Places using invariants and state equation in 706 ms returned []
Implicit Place search using SMT with State Equation took 862 ms to find 0 implicit places.
[2023-03-11 13:47:31] [INFO ] Invariant cache hit.
[2023-03-11 13:47:31] [INFO ] Dead Transitions using invariants and state equation in 269 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1136 ms. Remains : 285/285 places, 266/266 transitions.
Treatment of property HirschbergSinclair-PT-15-LTLFireability-15 finished in 31657 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((p0||F(p1)))))'
Found a Lengthening insensitive property : HirschbergSinclair-PT-15-LTLFireability-03
Stuttering acceptance computed with spot in 158 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 2 out of 300 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 300/300 places, 281/281 transitions.
Reduce places removed 15 places and 15 transitions.
Drop transitions removed 120 transitions
Trivial Post-agglo rules discarded 120 transitions
Performed 120 trivial Post agglomeration. Transition count delta: 120
Iterating post reduction 0 with 120 rules applied. Total rules applied 120 place count 285 transition count 146
Reduce places removed 120 places and 0 transitions.
Iterating post reduction 1 with 120 rules applied. Total rules applied 240 place count 165 transition count 146
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 248 place count 157 transition count 138
Iterating global reduction 2 with 8 rules applied. Total rules applied 256 place count 157 transition count 138
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 257 place count 157 transition count 137
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 258 place count 156 transition count 137
Applied a total of 258 rules in 35 ms. Remains 156 /300 variables (removed 144) and now considering 137/281 (removed 144) transitions.
// Phase 1: matrix 137 rows 156 cols
[2023-03-11 13:47:32] [INFO ] Computed 19 place invariants in 1 ms
[2023-03-11 13:47:32] [INFO ] Implicit Places using invariants in 241 ms returned []
[2023-03-11 13:47:32] [INFO ] Invariant cache hit.
[2023-03-11 13:47:33] [INFO ] Implicit Places using invariants and state equation in 468 ms returned []
Implicit Place search using SMT with State Equation took 711 ms to find 0 implicit places.
[2023-03-11 13:47:33] [INFO ] Invariant cache hit.
[2023-03-11 13:47:33] [INFO ] Dead Transitions using invariants and state equation in 218 ms found 0 transitions.
Starting structural reductions in LI_LTL mode, iteration 1 : 156/300 places, 137/281 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 966 ms. Remains : 156/300 places, 137/281 transitions.
Running random walk in product with property : HirschbergSinclair-PT-15-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(LT s59 1), p1:(GEQ s80 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 960 reset in 266 ms.
Product exploration explored 100000 steps with 954 reset in 308 ms.
Computed a total of 156 stabilizing places and 137 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 156 transition count 137
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 380 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 170 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 84 steps, including 0 resets, run visited all 2 properties in 2 ms. (steps per millisecond=42 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F p1)]
Knowledge based reduction with 7 factoid took 456 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 155 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 151 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 2 out of 156 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 156/156 places, 137/137 transitions.
Applied a total of 0 rules in 2 ms. Remains 156 /156 variables (removed 0) and now considering 137/137 (removed 0) transitions.
[2023-03-11 13:47:35] [INFO ] Invariant cache hit.
[2023-03-11 13:47:35] [INFO ] Implicit Places using invariants in 262 ms returned []
[2023-03-11 13:47:35] [INFO ] Invariant cache hit.
[2023-03-11 13:47:36] [INFO ] Implicit Places using invariants and state equation in 417 ms returned []
Implicit Place search using SMT with State Equation took 698 ms to find 0 implicit places.
[2023-03-11 13:47:36] [INFO ] Invariant cache hit.
[2023-03-11 13:47:36] [INFO ] Dead Transitions using invariants and state equation in 220 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 922 ms. Remains : 156/156 places, 137/137 transitions.
Computed a total of 156 stabilizing places and 137 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 156 transition count 137
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 349 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 148 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Finished random walk after 81 steps, including 0 resets, run visited all 2 properties in 3 ms. (steps per millisecond=27 )
Knowledge obtained : [(AND p0 (NOT p1)), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT p1))), (F (G p0)), (F (G (NOT p1)))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F p1)]
Knowledge based reduction with 7 factoid took 430 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 3 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 152 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 149 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Stuttering acceptance computed with spot in 152 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Product exploration explored 100000 steps with 968 reset in 291 ms.
Product exploration explored 100000 steps with 964 reset in 326 ms.
Applying partial POR strategy [false, true, true]
Stuttering acceptance computed with spot in 148 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 2 out of 156 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 156/156 places, 137/137 transitions.
Applied a total of 0 rules in 8 ms. Remains 156 /156 variables (removed 0) and now considering 137/137 (removed 0) transitions.
[2023-03-11 13:47:38] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-11 13:47:38] [INFO ] Invariant cache hit.
[2023-03-11 13:47:38] [INFO ] Dead Transitions using invariants and state equation in 178 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 195 ms. Remains : 156/156 places, 137/137 transitions.
Support contains 2 out of 156 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 156/156 places, 137/137 transitions.
Applied a total of 0 rules in 2 ms. Remains 156 /156 variables (removed 0) and now considering 137/137 (removed 0) transitions.
[2023-03-11 13:47:38] [INFO ] Invariant cache hit.
[2023-03-11 13:47:39] [INFO ] Implicit Places using invariants in 265 ms returned []
[2023-03-11 13:47:39] [INFO ] Invariant cache hit.
[2023-03-11 13:47:39] [INFO ] Implicit Places using invariants and state equation in 459 ms returned []
Implicit Place search using SMT with State Equation took 726 ms to find 0 implicit places.
[2023-03-11 13:47:39] [INFO ] Invariant cache hit.
[2023-03-11 13:47:39] [INFO ] Dead Transitions using invariants and state equation in 214 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 943 ms. Remains : 156/156 places, 137/137 transitions.
Treatment of property HirschbergSinclair-PT-15-LTLFireability-03 finished in 7768 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(p0) U p1)||F(p2))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F((F(p1)&&p0))||X((F(p2) U p3))))'
[2023-03-11 13:47:40] [INFO ] Flatten gal took : 36 ms
[2023-03-11 13:47:40] [INFO ] Export to MCC of 4 properties in file /home/mcc/execution/LTLFireability.sr.xml took 2 ms.
[2023-03-11 13:47:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 300 places, 281 transitions and 840 arcs took 6 ms.
Total runtime 108048 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HirschbergSinclair-PT-15
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
LTLFireability

BK_STOP 1678542891937

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 12 (type EXCL) for 0 HirschbergSinclair-PT-15-LTLFireability-00
lola: time limit : 900 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 5/900 1/32 HirschbergSinclair-PT-15-LTLFireability-00 216355 m, 43271 m/sec, 1621437 t fired, .

Time elapsed: 5 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 10/900 2/32 HirschbergSinclair-PT-15-LTLFireability-00 426112 m, 41951 m/sec, 3392886 t fired, .

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 15/900 3/32 HirschbergSinclair-PT-15-LTLFireability-00 634661 m, 41709 m/sec, 5171828 t fired, .

Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 20/900 3/32 HirschbergSinclair-PT-15-LTLFireability-00 832741 m, 39616 m/sec, 6948909 t fired, .

Time elapsed: 20 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 25/900 4/32 HirschbergSinclair-PT-15-LTLFireability-00 1013820 m, 36215 m/sec, 8731442 t fired, .

Time elapsed: 25 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 30/900 5/32 HirschbergSinclair-PT-15-LTLFireability-00 1218452 m, 40926 m/sec, 10518671 t fired, .

Time elapsed: 30 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 35/900 5/32 HirschbergSinclair-PT-15-LTLFireability-00 1414634 m, 39236 m/sec, 12307928 t fired, .

Time elapsed: 35 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 40/900 6/32 HirschbergSinclair-PT-15-LTLFireability-00 1602805 m, 37634 m/sec, 14091876 t fired, .

Time elapsed: 40 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 45/900 7/32 HirschbergSinclair-PT-15-LTLFireability-00 1804433 m, 40325 m/sec, 15881544 t fired, .

Time elapsed: 45 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 50/900 7/32 HirschbergSinclair-PT-15-LTLFireability-00 1993776 m, 37868 m/sec, 17678669 t fired, .

Time elapsed: 50 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 55/900 8/32 HirschbergSinclair-PT-15-LTLFireability-00 2182123 m, 37669 m/sec, 19465389 t fired, .

Time elapsed: 55 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 60/900 8/32 HirschbergSinclair-PT-15-LTLFireability-00 2360781 m, 35731 m/sec, 21253433 t fired, .

Time elapsed: 60 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 65/900 9/32 HirschbergSinclair-PT-15-LTLFireability-00 2528859 m, 33615 m/sec, 23041842 t fired, .

Time elapsed: 65 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 70/900 10/32 HirschbergSinclair-PT-15-LTLFireability-00 2709143 m, 36056 m/sec, 24822002 t fired, .

Time elapsed: 70 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 75/900 10/32 HirschbergSinclair-PT-15-LTLFireability-00 2887588 m, 35689 m/sec, 26604147 t fired, .

Time elapsed: 75 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 80/900 11/32 HirschbergSinclair-PT-15-LTLFireability-00 3053799 m, 33242 m/sec, 28385960 t fired, .

Time elapsed: 80 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 85/900 11/32 HirschbergSinclair-PT-15-LTLFireability-00 3249095 m, 39059 m/sec, 30163953 t fired, .

Time elapsed: 85 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 90/900 12/32 HirschbergSinclair-PT-15-LTLFireability-00 3443938 m, 38968 m/sec, 31932098 t fired, .

Time elapsed: 90 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 95/900 13/32 HirschbergSinclair-PT-15-LTLFireability-00 3621799 m, 35572 m/sec, 33701858 t fired, .

Time elapsed: 95 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 100/900 13/32 HirschbergSinclair-PT-15-LTLFireability-00 3807635 m, 37167 m/sec, 35472119 t fired, .

Time elapsed: 100 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 105/900 14/32 HirschbergSinclair-PT-15-LTLFireability-00 3983709 m, 35214 m/sec, 37238362 t fired, .

Time elapsed: 105 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 110/900 14/32 HirschbergSinclair-PT-15-LTLFireability-00 4143201 m, 31898 m/sec, 39000801 t fired, .

Time elapsed: 110 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 115/900 15/32 HirschbergSinclair-PT-15-LTLFireability-00 4327908 m, 36941 m/sec, 40759273 t fired, .

Time elapsed: 115 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 120/900 16/32 HirschbergSinclair-PT-15-LTLFireability-00 4503208 m, 35060 m/sec, 42520235 t fired, .

Time elapsed: 120 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 125/900 16/32 HirschbergSinclair-PT-15-LTLFireability-00 4662198 m, 31798 m/sec, 44278528 t fired, .

Time elapsed: 125 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 130/900 17/32 HirschbergSinclair-PT-15-LTLFireability-00 4871448 m, 41850 m/sec, 46065128 t fired, .

Time elapsed: 130 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 135/900 17/32 HirschbergSinclair-PT-15-LTLFireability-00 5064835 m, 38677 m/sec, 47855657 t fired, .

Time elapsed: 135 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 140/900 18/32 HirschbergSinclair-PT-15-LTLFireability-00 5248290 m, 36691 m/sec, 49630408 t fired, .

Time elapsed: 140 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 145/900 19/32 HirschbergSinclair-PT-15-LTLFireability-00 5428205 m, 35983 m/sec, 51416111 t fired, .

Time elapsed: 145 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 150/900 19/32 HirschbergSinclair-PT-15-LTLFireability-00 5600029 m, 34364 m/sec, 53202816 t fired, .

Time elapsed: 150 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 155/900 20/32 HirschbergSinclair-PT-15-LTLFireability-00 5774218 m, 34837 m/sec, 54978411 t fired, .

Time elapsed: 155 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 160/900 20/32 HirschbergSinclair-PT-15-LTLFireability-00 5953678 m, 35892 m/sec, 56760140 t fired, .

Time elapsed: 160 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 165/900 21/32 HirschbergSinclair-PT-15-LTLFireability-00 6124472 m, 34158 m/sec, 58543433 t fired, .

Time elapsed: 165 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 170/900 22/32 HirschbergSinclair-PT-15-LTLFireability-00 6300026 m, 35110 m/sec, 60318547 t fired, .

Time elapsed: 170 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 175/900 22/32 HirschbergSinclair-PT-15-LTLFireability-00 6478611 m, 35717 m/sec, 62103473 t fired, .

Time elapsed: 175 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 180/900 23/32 HirschbergSinclair-PT-15-LTLFireability-00 6649054 m, 34088 m/sec, 63887064 t fired, .

Time elapsed: 180 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 185/900 23/32 HirschbergSinclair-PT-15-LTLFireability-00 6817482 m, 33685 m/sec, 65657155 t fired, .

Time elapsed: 185 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 190/900 24/32 HirschbergSinclair-PT-15-LTLFireability-00 6979911 m, 32485 m/sec, 67427754 t fired, .

Time elapsed: 190 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 195/900 24/32 HirschbergSinclair-PT-15-LTLFireability-00 7137414 m, 31500 m/sec, 69204507 t fired, .

Time elapsed: 195 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 200/900 25/32 HirschbergSinclair-PT-15-LTLFireability-00 7289546 m, 30426 m/sec, 70970933 t fired, .

Time elapsed: 200 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 205/900 25/32 HirschbergSinclair-PT-15-LTLFireability-00 7455851 m, 33261 m/sec, 72746648 t fired, .

Time elapsed: 205 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 210/900 26/32 HirschbergSinclair-PT-15-LTLFireability-00 7614880 m, 31805 m/sec, 74513121 t fired, .

Time elapsed: 210 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 215/900 26/32 HirschbergSinclair-PT-15-LTLFireability-00 7761829 m, 29389 m/sec, 76280716 t fired, .

Time elapsed: 215 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 220/900 27/32 HirschbergSinclair-PT-15-LTLFireability-00 7965533 m, 40740 m/sec, 78062584 t fired, .

Time elapsed: 220 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 225/900 28/32 HirschbergSinclair-PT-15-LTLFireability-00 8160206 m, 38934 m/sec, 79848429 t fired, .

Time elapsed: 225 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 230/900 28/32 HirschbergSinclair-PT-15-LTLFireability-00 8344477 m, 36854 m/sec, 81639213 t fired, .

Time elapsed: 230 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 235/900 29/32 HirschbergSinclair-PT-15-LTLFireability-00 8526525 m, 36409 m/sec, 83424898 t fired, .

Time elapsed: 235 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 240/900 30/32 HirschbergSinclair-PT-15-LTLFireability-00 8698816 m, 34458 m/sec, 85206705 t fired, .

Time elapsed: 240 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 245/900 30/32 HirschbergSinclair-PT-15-LTLFireability-00 8870323 m, 34301 m/sec, 86979007 t fired, .

Time elapsed: 245 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 250/900 31/32 HirschbergSinclair-PT-15-LTLFireability-00 9051094 m, 36154 m/sec, 88760377 t fired, .

Time elapsed: 250 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 255/900 31/32 HirschbergSinclair-PT-15-LTLFireability-00 9223594 m, 34500 m/sec, 90550424 t fired, .

Time elapsed: 255 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 260/900 32/32 HirschbergSinclair-PT-15-LTLFireability-00 9397734 m, 34828 m/sec, 92333760 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 EG EXCL 265/900 32/32 HirschbergSinclair-PT-15-LTLFireability-00 9578029 m, 36059 m/sec, 94124759 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 12 (type EXCL) for HirschbergSinclair-PT-15-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-15-LTLFireability-15
lola: time limit : 1110 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/1110 5/32 HirschbergSinclair-PT-15-LTLFireability-15 652606 m, 130521 m/sec, 1891395 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/1110 10/32 HirschbergSinclair-PT-15-LTLFireability-15 1288780 m, 127234 m/sec, 3875041 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/1110 14/32 HirschbergSinclair-PT-15-LTLFireability-15 1900709 m, 122385 m/sec, 5838471 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/1110 19/32 HirschbergSinclair-PT-15-LTLFireability-15 2523540 m, 124566 m/sec, 7827545 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/1110 23/32 HirschbergSinclair-PT-15-LTLFireability-15 3115678 m, 118427 m/sec, 9837988 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/1110 28/32 HirschbergSinclair-PT-15-LTLFireability-15 3711505 m, 119165 m/sec, 11884063 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/1110 32/32 HirschbergSinclair-PT-15-LTLFireability-15 4302670 m, 118233 m/sec, 13978752 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 10 (type EXCL) for HirschbergSinclair-PT-15-LTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-15-LTLFireability-09
lola: time limit : 1645 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 5/1645 4/32 HirschbergSinclair-PT-15-LTLFireability-09 493745 m, 98749 m/sec, 2033067 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 10/1645 7/32 HirschbergSinclair-PT-15-LTLFireability-09 938701 m, 88991 m/sec, 4267804 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 15/1645 10/32 HirschbergSinclair-PT-15-LTLFireability-09 1384894 m, 89238 m/sec, 6426520 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 20/1645 13/32 HirschbergSinclair-PT-15-LTLFireability-09 1847433 m, 92507 m/sec, 8599325 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 25/1645 16/32 HirschbergSinclair-PT-15-LTLFireability-09 2312379 m, 92989 m/sec, 10749634 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 30/1645 18/32 HirschbergSinclair-PT-15-LTLFireability-09 2710605 m, 79645 m/sec, 12872756 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 35/1645 21/32 HirschbergSinclair-PT-15-LTLFireability-09 3116047 m, 81088 m/sec, 15090276 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 40/1645 24/32 HirschbergSinclair-PT-15-LTLFireability-09 3560820 m, 88954 m/sec, 17260864 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 45/1645 27/32 HirschbergSinclair-PT-15-LTLFireability-09 3991667 m, 86169 m/sec, 19457191 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 50/1645 29/32 HirschbergSinclair-PT-15-LTLFireability-09 4356072 m, 72881 m/sec, 21595987 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 55/1645 32/32 HirschbergSinclair-PT-15-LTLFireability-09 4729418 m, 74669 m/sec, 23812622 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 7 (type EXCL) for HirschbergSinclair-PT-15-LTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-15-LTLFireability-03
lola: time limit : 3230 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/3230 4/32 HirschbergSinclair-PT-15-LTLFireability-03 453754 m, 90750 m/sec, 2061331 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/3230 6/32 HirschbergSinclair-PT-15-LTLFireability-03 883279 m, 85905 m/sec, 4249391 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/3230 9/32 HirschbergSinclair-PT-15-LTLFireability-03 1296616 m, 82667 m/sec, 6345569 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/3230 12/32 HirschbergSinclair-PT-15-LTLFireability-03 1703300 m, 81336 m/sec, 8416794 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/3230 14/32 HirschbergSinclair-PT-15-LTLFireability-03 2071370 m, 73614 m/sec, 10448126 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/3230 17/32 HirschbergSinclair-PT-15-LTLFireability-03 2512696 m, 88265 m/sec, 12588038 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 35/3230 20/32 HirschbergSinclair-PT-15-LTLFireability-03 2933933 m, 84247 m/sec, 14736480 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 40/3230 22/32 HirschbergSinclair-PT-15-LTLFireability-03 3311672 m, 75547 m/sec, 16854762 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 45/3230 26/32 HirschbergSinclair-PT-15-LTLFireability-03 3829651 m, 103595 m/sec, 19071410 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 50/3230 29/32 HirschbergSinclair-PT-15-LTLFireability-03 4274584 m, 88986 m/sec, 21266842 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 55/3230 32/32 HirschbergSinclair-PT-15-LTLFireability-03 4724119 m, 89907 m/sec, 23446875 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-15-LTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-15-LTLFireability-00: F 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-15-LTLFireability-15: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: Portfolio finished: no open tasks 4

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-15-LTLFireability-00: F unknown AGGR
HirschbergSinclair-PT-15-LTLFireability-03: LTL unknown AGGR
HirschbergSinclair-PT-15-LTLFireability-09: LTL unknown AGGR
HirschbergSinclair-PT-15-LTLFireability-15: LTL unknown AGGR


Time elapsed: 430 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-15"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HirschbergSinclair-PT-15, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840346000444"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-15.tgz
mv HirschbergSinclair-PT-15 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;