fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r199-smll-167840345700228
Last Updated
May 14, 2023

About the Execution of LoLa+red for GlobalResAllocation-PT-05

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16221.027 366693.00 405304.00 14863.20 F?FFFFFTFFFFTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r199-smll-167840345700228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is GlobalResAllocation-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840345700228
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 272M
-rw-r--r-- 1 mcc users 35K Feb 25 19:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 179K Feb 25 19:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 19:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 35M Feb 25 19:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 29M Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 60K Feb 26 00:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 276K Feb 26 00:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 27M Feb 26 00:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109M Feb 26 00:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.9K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-00
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-01
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-02
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-03
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-04
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-05
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-06
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-07
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-08
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-09
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-10
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-11
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-12
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-13
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-14
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678498629688

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-PT-05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 01:37:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 01:37:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 01:37:15] [INFO ] Load time of PNML (sax parser for PT used): 2261 ms
[2023-03-11 01:37:15] [INFO ] Transformed 75 places.
[2023-03-11 01:37:16] [INFO ] Transformed 56105 transitions.
[2023-03-11 01:37:16] [INFO ] Parsed PT model containing 75 places and 56105 transitions and 492760 arcs in 2923 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 1290 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
[2023-03-11 01:37:17] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:17] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 01:37:18] [INFO ] Reduced 225 identical enabling conditions.
Ensure Unique test removed 50775 transitions
Reduce redundant transitions removed 50775 transitions.
FORMULA GlobalResAllocation-PT-05-LTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 75 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 5330/5330 transitions.
Reduce isomorphic (modulo) transitions removed 100 transitions.
Iterating post reduction 0 with 100 rules applied. Total rules applied 100 place count 75 transition count 5280
Applied a total of 100 rules in 1087 ms. Remains 75 /75 variables (removed 0) and now considering 5280/5330 (removed 50) transitions.
// Phase 1: matrix 5280 rows 75 cols
[2023-03-11 01:37:21] [INFO ] Computed 20 place invariants in 238 ms
[2023-03-11 01:37:25] [INFO ] Dead Transitions using invariants and state equation in 4004 ms found 3075 transitions.
Found 3075 dead transitions using SMT.
Drop transitions removed 3075 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 3075 transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 01:37:25] [INFO ] Computed 20 place invariants in 59 ms
[2023-03-11 01:37:25] [INFO ] Implicit Places using invariants in 111 ms returned []
[2023-03-11 01:37:25] [INFO ] Invariant cache hit.
[2023-03-11 01:37:26] [INFO ] Implicit Places using invariants and state equation in 736 ms returned []
Implicit Place search using SMT with State Equation took 850 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 75/75 places, 2205/5330 transitions.
Applied a total of 0 rules in 13 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6036 ms. Remains : 75/75 places, 2205/5330 transitions.
Support contains 75 out of 75 places after structural reductions.
[2023-03-11 01:37:28] [INFO ] Flatten gal took : 628 ms
[2023-03-11 01:37:30] [INFO ] Flatten gal took : 623 ms
[2023-03-11 01:37:33] [INFO ] Input system was already deterministic with 2205 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 717 ms. (steps per millisecond=13 ) properties (out of 17) seen :16
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-11 01:37:34] [INFO ] Invariant cache hit.
[2023-03-11 01:37:34] [INFO ] [Real]Absence check using 11 positive place invariants in 13 ms returned sat
[2023-03-11 01:37:34] [INFO ] [Real]Absence check using 11 positive and 9 generalized place invariants in 4 ms returned sat
[2023-03-11 01:37:34] [INFO ] After 66ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-02 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
FORMULA GlobalResAllocation-PT-05-LTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(G(p0))&&F(p1))))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 13 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:37:35] [INFO ] Invariant cache hit.
[2023-03-11 01:37:37] [INFO ] Dead Transitions using invariants and state equation in 1340 ms found 0 transitions.
[2023-03-11 01:37:37] [INFO ] Invariant cache hit.
[2023-03-11 01:37:37] [INFO ] Implicit Places using invariants in 42 ms returned []
[2023-03-11 01:37:37] [INFO ] Invariant cache hit.
[2023-03-11 01:37:37] [INFO ] Implicit Places using invariants and state equation in 577 ms returned []
Implicit Place search using SMT with State Equation took 621 ms to find 0 implicit places.
[2023-03-11 01:37:37] [INFO ] Invariant cache hit.
[2023-03-11 01:37:38] [INFO ] Dead Transitions using invariants and state equation in 1063 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3048 ms. Remains : 75/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 395 ms :[(NOT p0), (OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true, (OR (NOT p1) (NOT p0))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 3}], [{ cond=p1, acceptance={} source=1 dest: 0}, { cond=(NOT p1), acceptance={} source=1 dest: 2}], [{ cond=(AND p1 p0), acceptance={0} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 2}, { cond=(NOT p0), acceptance={0} source=2 dest: 3}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 1}]], initial=4, aps=[p0:(AND (OR (LT s62 1) (LT s65 1)) (OR (LT s47 1) (LT s62 1)) (OR (LT s32 1) (LT s61 1)) (OR (LT s23 1) (LT s71 1)) (OR (LT s52 1) (LT s71 1)) (OR (LT s27...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 5 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-00 finished in 3620 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 157 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:37:39] [INFO ] Invariant cache hit.
[2023-03-11 01:37:41] [INFO ] Dead Transitions using invariants and state equation in 1776 ms found 0 transitions.
[2023-03-11 01:37:41] [INFO ] Invariant cache hit.
[2023-03-11 01:37:41] [INFO ] Implicit Places using invariants in 66 ms returned []
[2023-03-11 01:37:41] [INFO ] Invariant cache hit.
[2023-03-11 01:37:41] [INFO ] Implicit Places using invariants and state equation in 539 ms returned []
Implicit Place search using SMT with State Equation took 610 ms to find 0 implicit places.
[2023-03-11 01:37:43] [INFO ] Redundant transitions in 1167 ms returned [1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584]
Found 225 redundant transitions using SMT.
Drop transitions removed 225 transitions
Redundant transitions reduction (with SMT) removed 225 transitions.
// Phase 1: matrix 1980 rows 75 cols
[2023-03-11 01:37:43] [INFO ] Computed 20 place invariants in 23 ms
[2023-03-11 01:37:44] [INFO ] Dead Transitions using invariants and state equation in 1149 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 75/75 places, 1980/2205 transitions.
Applied a total of 0 rules in 35 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 4909 ms. Remains : 75/75 places, 1980/2205 transitions.
Stuttering acceptance computed with spot in 120 ms :[(AND (NOT p2) (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=p2, acceptance={} source=0 dest: 0}, { cond=(NOT p2), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p2:(AND (OR (AND (GEQ s4 1) (GEQ s7 3) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s9 1) (GEQ s11 2) (GEQ s14 1)) (AND (GEQ s2 1) (GEQ s7 1) (GEQ s8 1) (GEQ s9 1) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 182 reset in 2659 ms.
Product exploration explored 100000 steps with 174 reset in 2246 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 8 factoid took 482 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 162 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 438 steps, including 0 resets, run visited all 2 properties in 25 ms. (steps per millisecond=17 )
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 8 factoid took 679 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 158 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 153 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 64 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-11 01:39:31] [INFO ] Invariant cache hit.
[2023-03-11 01:39:33] [INFO ] Dead Transitions using invariants and state equation in 1688 ms found 0 transitions.
[2023-03-11 01:39:33] [INFO ] Invariant cache hit.
[2023-03-11 01:39:33] [INFO ] Implicit Places using invariants in 43 ms returned []
[2023-03-11 01:39:33] [INFO ] Invariant cache hit.
[2023-03-11 01:39:34] [INFO ] Implicit Places using invariants and state equation in 704 ms returned []
Implicit Place search using SMT with State Equation took 749 ms to find 0 implicit places.
[2023-03-11 01:39:34] [INFO ] Redundant transitions in 149 ms returned []
[2023-03-11 01:39:34] [INFO ] Invariant cache hit.
[2023-03-11 01:39:36] [INFO ] Dead Transitions using invariants and state equation in 1476 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4146 ms. Remains : 75/75 places, 1980/1980 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 4 factoid took 285 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 266 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 75 steps, including 0 resets, run visited all 2 properties in 9 ms. (steps per millisecond=8 )
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 4 factoid took 347 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 154 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 158 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 158 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 157 reset in 2723 ms.
Product exploration explored 100000 steps with 171 reset in 2183 ms.
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 29 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-11 01:39:45] [INFO ] Invariant cache hit.
[2023-03-11 01:39:47] [INFO ] Dead Transitions using invariants and state equation in 1750 ms found 0 transitions.
[2023-03-11 01:39:47] [INFO ] Invariant cache hit.
[2023-03-11 01:39:47] [INFO ] Implicit Places using invariants in 35 ms returned []
[2023-03-11 01:39:47] [INFO ] Invariant cache hit.
[2023-03-11 01:39:47] [INFO ] Implicit Places using invariants and state equation in 472 ms returned []
Implicit Place search using SMT with State Equation took 509 ms to find 0 implicit places.
[2023-03-11 01:39:47] [INFO ] Redundant transitions in 88 ms returned []
[2023-03-11 01:39:47] [INFO ] Invariant cache hit.
[2023-03-11 01:39:49] [INFO ] Dead Transitions using invariants and state equation in 1504 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 3906 ms. Remains : 75/75 places, 1980/1980 transitions.
Treatment of property GlobalResAllocation-PT-05-LTLFireability-01 finished in 131836 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 12 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 01:39:51] [INFO ] Computed 20 place invariants in 30 ms
[2023-03-11 01:39:53] [INFO ] Dead Transitions using invariants and state equation in 1905 ms found 0 transitions.
[2023-03-11 01:39:53] [INFO ] Invariant cache hit.
[2023-03-11 01:39:53] [INFO ] Implicit Places using invariants in 435 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 446 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 17 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2389 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 117 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (AND (GEQ s4 1) (GEQ s8 1)) (AND (GEQ s4 1) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s6 1)) (AND (GEQ s0 1) (GEQ s5 1)) (AND (GEQ s0 1) (GEQ s7 1)) (AND (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 6 steps with 0 reset in 3 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-03 finished in 2538 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 20 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 131 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:39:53] [INFO ] Invariant cache hit.
[2023-03-11 01:39:55] [INFO ] Dead Transitions using invariants and state equation in 1871 ms found 0 transitions.
[2023-03-11 01:39:55] [INFO ] Invariant cache hit.
[2023-03-11 01:39:55] [INFO ] Implicit Places using invariants in 300 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 306 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 105 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2417 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 55 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (OR (GEQ s66 4) (GEQ s65 4) (GEQ s67 4) (GEQ s69 4) (GEQ s68 4)) (OR (AND (GEQ s0 1) (GEQ s9 1) (GEQ s13 1)) (AND (GEQ s1 1) (GEQ s6 1) (GEQ s13 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 4816 ms.
Stack based approach found an accepted trace after 16 steps with 0 reset with depth 17 and stack size 17 in 3 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-04 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-04 finished in 7324 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||F(G(p1))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 81 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:40:01] [INFO ] Invariant cache hit.
[2023-03-11 01:40:03] [INFO ] Dead Transitions using invariants and state equation in 2249 ms found 0 transitions.
[2023-03-11 01:40:03] [INFO ] Invariant cache hit.
[2023-03-11 01:40:03] [INFO ] Implicit Places using invariants in 482 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 488 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 111 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2934 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 107 ms :[(AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s4 1) (LT s5 1) (LT s12 2)) (OR (LT s4 1) (LT s6 1) (LT s7 1) (LT s9 1)) (OR (LT s4 1) (LT s5 2) (LT s13 1)) (OR (LT s4 1) (LT s6 1) (LT s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration timeout after 31360 steps with 0 reset in 10001 ms.
Stack based approach found an accepted trace after 35 steps with 0 reset with depth 36 and stack size 36 in 13 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-05 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-05 finished in 13195 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 117 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:40:14] [INFO ] Invariant cache hit.
[2023-03-11 01:40:15] [INFO ] Dead Transitions using invariants and state equation in 1393 ms found 0 transitions.
[2023-03-11 01:40:15] [INFO ] Invariant cache hit.
[2023-03-11 01:40:15] [INFO ] Implicit Places using invariants in 243 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 247 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 58 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1819 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 69 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration timeout after 55910 steps with 8271 reset in 10001 ms.
Stack based approach found an accepted trace after 141 steps with 19 reset with depth 6 and stack size 6 in 24 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-06 finished in 11951 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((G(F(p0))||F((X(G(X(!p0))) U p1)))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 69 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:40:26] [INFO ] Invariant cache hit.
[2023-03-11 01:40:27] [INFO ] Dead Transitions using invariants and state equation in 1309 ms found 0 transitions.
[2023-03-11 01:40:27] [INFO ] Invariant cache hit.
[2023-03-11 01:40:27] [INFO ] Implicit Places using invariants in 237 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 241 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 54 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1679 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 82 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 3698 ms.
Product exploration explored 100000 steps with 0 reset in 3564 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 115 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 72 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 496 ms. (steps per millisecond=20 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 742 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 220256 steps, run timeout after 3001 ms. (steps per millisecond=73 ) properties seen :{}
Probabilistic random walk after 220256 steps, saw 171800 distinct states, run finished after 3003 ms. (steps per millisecond=73 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2205 rows 70 cols
[2023-03-11 01:40:43] [INFO ] Computed 15 place invariants in 14 ms
[2023-03-11 01:40:43] [INFO ] After 43ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Found 1 invariant AP formulas.
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (G (NOT (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(G (NOT (AND (NOT p0) (NOT p1))))
Knowledge based reduction with 4 factoid took 136 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA GlobalResAllocation-PT-05-LTLFireability-07 TRUE TECHNIQUES KNOWLEDGE
Treatment of property GlobalResAllocation-PT-05-LTLFireability-07 finished in 18027 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 433 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 01:40:44] [INFO ] Computed 20 place invariants in 42 ms
[2023-03-11 01:40:45] [INFO ] Dead Transitions using invariants and state equation in 1332 ms found 0 transitions.
[2023-03-11 01:40:45] [INFO ] Invariant cache hit.
[2023-03-11 01:40:46] [INFO ] Implicit Places using invariants in 708 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 715 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 120 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2606 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 57 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LT s66 4)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 2722 ms.
Stack based approach found an accepted trace after 30 steps with 0 reset with depth 31 and stack size 30 in 9 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-08 finished in 5418 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 3 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 14 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:40:49] [INFO ] Invariant cache hit.
[2023-03-11 01:40:50] [INFO ] Dead Transitions using invariants and state equation in 954 ms found 0 transitions.
[2023-03-11 01:40:50] [INFO ] Invariant cache hit.
[2023-03-11 01:40:51] [INFO ] Implicit Places using invariants in 671 ms returned [61, 63, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 679 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 9 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1659 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 120 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s25 1) (LT s53 1) (LT s61 2))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 93 steps with 0 reset in 6 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-09 finished in 1811 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((!p0||X(F(p1))) U (G((!p0||X(F(p1))))||((!p0||X(F(p1)))&&X(!p1)))))'
Support contains 4 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 9 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:40:51] [INFO ] Invariant cache hit.
[2023-03-11 01:40:53] [INFO ] Dead Transitions using invariants and state equation in 1680 ms found 0 transitions.
[2023-03-11 01:40:53] [INFO ] Invariant cache hit.
[2023-03-11 01:40:53] [INFO ] Implicit Places using invariants in 530 ms returned [61, 62, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 541 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 9 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2244 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 143 ms :[(AND p0 (NOT p1)), (NOT p1), false]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 p1), acceptance={} source=2 dest: 1}, { cond=p1, acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s18 1) (GEQ s61 1)), p1:(AND (GEQ s1 1) (GEQ s9 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration timeout after 32980 steps with 8972 reset in 10001 ms.
Stack based approach found an accepted trace after 417 steps with 131 reset with depth 24 and stack size 24 in 135 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-11 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-11 finished in 12556 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X(X(X(F(p1))))))'
Support contains 8 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 6 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 01:41:03] [INFO ] Invariant cache hit.
[2023-03-11 01:41:05] [INFO ] Dead Transitions using invariants and state equation in 1382 ms found 0 transitions.
[2023-03-11 01:41:05] [INFO ] Invariant cache hit.
[2023-03-11 01:41:05] [INFO ] Implicit Places using invariants in 569 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 574 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 8 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1972 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 257 ms :[(OR (NOT p1) (NOT p0)), (NOT p0), (NOT p1), (NOT p1), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(GEQ s67 4), p1:(AND (GEQ s1 1) (GEQ s6 1) (GEQ s8 1) (GEQ s13 1) (GEQ s1 1) (GEQ s9 1) (GEQ s11 1) (GEQ s14 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 1107 reset in 3789 ms.
Stack based approach found an accepted trace after 46 steps with 1 reset with depth 26 and stack size 26 in 3 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-15 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-15 finished in 6047 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
[2023-03-11 01:41:10] [INFO ] Flatten gal took : 323 ms
[2023-03-11 01:41:10] [INFO ] Export to MCC of 1 properties in file /home/mcc/execution/LTLFireability.sr.xml took 109 ms.
[2023-03-11 01:41:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 75 places, 2205 transitions and 19285 arcs took 36 ms.
Total runtime 237487 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT GlobalResAllocation-PT-05
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
LTLFireability

BK_STOP 1678498996381

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/LTLFireability.xml
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 1000 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is GlobalResAllocation-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840345700228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;