About the Execution of LoLA for HouseConstruction-PT-32000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
4235.903 | 211216.00 | 194867.00 | 712.90 | T?????FF??T??F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r198-smll-167840345300618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is HouseConstruction-PT-32000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r198-smll-167840345300618
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 6.7K Feb 25 13:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 25 13:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 13:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 13:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:16 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 13:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 25 13:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 13:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 25 13:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:16 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:16 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 13K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-00
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-01
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-02
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-03
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-04
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-05
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-06
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-07
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-08
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-09
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-10
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-11
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-12
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-13
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-14
FORMULA_NAME HouseConstruction-PT-32000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678699827268
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HouseConstruction-PT-32000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT HouseConstruction-PT-32000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA HouseConstruction-PT-32000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HouseConstruction-PT-32000-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678700038484
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 11 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 11 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 17 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : true
lola: markings : 352001
lola: fired transitions : 352000
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 62 (type EXCL) for 61 HouseConstruction-PT-32000-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/211 19/32 HouseConstruction-PT-32000-CTLFireability-15 4174125 m, 834825 m/sec, 4174480 t fired, .
Time elapsed: 5 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 55 HouseConstruction-PT-32000-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-13
lola: result : false
lola: markings : 576000
lola: fired transitions : 576000
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 53 (type EXCL) for 52 HouseConstruction-PT-32000-CTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 4/239 7/32 HouseConstruction-PT-32000-CTLFireability-12 1539272 m, 307854 m/sec, 4253198 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 9/239 12/32 HouseConstruction-PT-32000-CTLFireability-12 2815449 m, 255235 m/sec, 9767897 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 14/239 17/32 HouseConstruction-PT-32000-CTLFireability-12 3995241 m, 235958 m/sec, 15237780 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 19/239 22/32 HouseConstruction-PT-32000-CTLFireability-12 5124373 m, 225826 m/sec, 20556713 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 24/239 26/32 HouseConstruction-PT-32000-CTLFireability-12 6240820 m, 223289 m/sec, 25667345 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 29/239 31/32 HouseConstruction-PT-32000-CTLFireability-12 7445325 m, 240901 m/sec, 31212908 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 HouseConstruction-PT-32000-CTLFireability-11
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/253 21/32 HouseConstruction-PT-32000-CTLFireability-11 4691269 m, 938253 m/sec, 4691571 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 HouseConstruction-PT-32000-CTLFireability-10
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-10
lola: result : true
lola: markings : 64002
lola: fired transitions : 64003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 HouseConstruction-PT-32000-CTLFireability-09
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/295 7/32 HouseConstruction-PT-32000-CTLFireability-09 1479009 m, 295801 m/sec, 4796032 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/295 12/32 HouseConstruction-PT-32000-CTLFireability-09 2675504 m, 239299 m/sec, 9582015 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/295 17/32 HouseConstruction-PT-32000-CTLFireability-09 3833020 m, 231503 m/sec, 14212078 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/295 22/32 HouseConstruction-PT-32000-CTLFireability-09 4955380 m, 224472 m/sec, 18701518 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/295 26/32 HouseConstruction-PT-32000-CTLFireability-09 6054559 m, 219835 m/sec, 23098235 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/295 31/32 HouseConstruction-PT-32000-CTLFireability-09 7136812 m, 216450 m/sec, 27427245 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 HouseConstruction-PT-32000-CTLFireability-08
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/319 18/32 HouseConstruction-PT-32000-CTLFireability-08 4063918 m, 812783 m/sec, 4065503 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 HouseConstruction-PT-32000-CTLFireability-06
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-06
lola: result : false
lola: markings : 575999
lola: fired transitions : 576001
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 32 (type EXCL) for 31 HouseConstruction-PT-32000-CTLFireability-05
lola: time limit : 388 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/388 17/32 HouseConstruction-PT-32000-CTLFireability-05 3841571 m, 768314 m/sec, 3842299 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 HouseConstruction-PT-32000-CTLFireability-04
lola: time limit : 436 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/436 9/32 HouseConstruction-PT-32000-CTLFireability-04 2135088 m, 427017 m/sec, 6180344 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/436 15/32 HouseConstruction-PT-32000-CTLFireability-04 3598768 m, 292736 m/sec, 12256210 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/436 22/32 HouseConstruction-PT-32000-CTLFireability-04 5116276 m, 303501 m/sec, 18530572 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/436 27/32 HouseConstruction-PT-32000-CTLFireability-04 6459266 m, 268598 m/sec, 24362062 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 HouseConstruction-PT-32000-CTLFireability-03
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/495 15/32 HouseConstruction-PT-32000-CTLFireability-03 3379156 m, 675831 m/sec, 4236529 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/495 26/32 HouseConstruction-PT-32000-CTLFireability-03 6007260 m, 525620 m/sec, 8125060 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 HouseConstruction-PT-32000-CTLFireability-02
lola: time limit : 575 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/575 21/32 HouseConstruction-PT-32000-CTLFireability-02 4544586 m, 908917 m/sec, 4545005 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 HouseConstruction-PT-32000-CTLFireability-01
lola: time limit : 688 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/688 8/32 HouseConstruction-PT-32000-CTLFireability-01 1677240 m, 335448 m/sec, 5466457 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/688 12/32 HouseConstruction-PT-32000-CTLFireability-01 2827577 m, 230067 m/sec, 11080727 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/688 17/32 HouseConstruction-PT-32000-CTLFireability-01 3886268 m, 211738 m/sec, 16534762 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/688 20/32 HouseConstruction-PT-32000-CTLFireability-01 4850891 m, 192924 m/sec, 21784720 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/688 25/32 HouseConstruction-PT-32000-CTLFireability-01 5853740 m, 200569 m/sec, 26866753 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/688 29/32 HouseConstruction-PT-32000-CTLFireability-01 6874726 m, 204197 m/sec, 32179791 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 2 0 0 7 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-07: EG 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 851 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 HouseConstruction-PT-32000-CTLFireability-07
lola: time limit : 1135 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 HouseConstruction-PT-32000-CTLFireability-14
lola: time limit : 1702 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 1 0 0 8 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/1702 13/32 HouseConstruction-PT-32000-CTLFireability-14 2915132 m, 583026 m/sec, 5830385 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 1 0 0 8 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/1702 24/32 HouseConstruction-PT-32000-CTLFireability-14 5514896 m, 519952 m/sec, 11030036 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HouseConstruction-PT-32000-CTLFireability-00: DISJ 0 1 0 0 8 0 0 1
HouseConstruction-PT-32000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HouseConstruction-PT-32000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 3 (type EXCL) for 0 HouseConstruction-PT-32000-CTLFireability-00
lola: time limit : 3390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for HouseConstruction-PT-32000-CTLFireability-00
lola: result : true
lola: markings : 288001
lola: fired transitions : 927998
lola: time used : 1.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HouseConstruction-PT-32000-CTLFireability-00: DISJ true CTL model checker
HouseConstruction-PT-32000-CTLFireability-01: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-02: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-03: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-04: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-05: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-06: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-07: EG false state space / EG
HouseConstruction-PT-32000-CTLFireability-08: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-09: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-10: CTL true CTL model checker
HouseConstruction-PT-32000-CTLFireability-11: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-12: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-13: CTL false CTL model checker
HouseConstruction-PT-32000-CTLFireability-14: CTL unknown AGGR
HouseConstruction-PT-32000-CTLFireability-15: CTL unknown AGGR
Time elapsed: 211 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HouseConstruction-PT-32000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is HouseConstruction-PT-32000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r198-smll-167840345300618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HouseConstruction-PT-32000.tgz
mv HouseConstruction-PT-32000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;