MCC'2023- Execution of r198-smll-167840345200498

About the Execution of LoLA for HirschbergSinclair-PT-50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
2600.464	3600000.00	1094242.00	9432.50	?FF??????FT?TFFT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r198-smll
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-5348
Executing tool lola
Input is HirschbergSinclair-PT-50,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r198-smll-16784034520
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 13K Feb 26
-rw-r--r-- 1 mcc users 95K Feb 26
-rw-r--r-- 1 mcc users 8.0K Feb 26
-rw-r--r-- 1 mcc users 56K Feb 26
-rw-r--r-- 1 mcc users 5.4K Feb 25
-rw-r--r-- 1 mcc users 28K Feb 25
-rw-r--r-- 1 mcc users 3.5K Feb 25
-rw-r--r-- 1 mcc users 18K Feb 25
-rw-r--r-- 1 mcc users 14K Feb 26
-rw-r--r-- 1 mcc users 101K Feb 26
-rw-r--r-- 1 mcc users 8.8K Feb 26
-rw-r--r-- 1 mcc users 47K Feb 26
-rw-r--r-- 1 mcc users 2.0K Feb 25
-rw-r--r-- 1 mcc users 4.0K Feb 25
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 3 Mar 5
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 652K Mar 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi
FORMULA_NAME HirschbergSinclair-PT-50-CTLFi

=== Now, execution of the tool begins

BK_START 1678653853011

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-50
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT HirschbergSinclair-PT-50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../l
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-50-CTLFireability-13

FORMULA HirschbergSinclair-PT-50-CTLFireability-01

FORMULA HirschbergSinclair-PT-50-CTLFireability-10

FORMULA HirschbergSinclair-PT-50-CTLFireability-15

FORMULA HirschbergSinclair-PT-50-CTLFireability-14

FORMULA HirschbergSinclair-PT-50-CTLFireability-12

FORMULA HirschbergSinclair-PT-50-CTLFireability-09

FORMULA HirschbergSinclair-PT-50-CTLFireability-02
TIME LIMIT: Killed by timeout
MemTotal: 16393232 kB
MemFree: 13615084 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16168912 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type CNST)
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 44 (type CNST)
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 55 (type EXCL)
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 55 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 53 (type FNDP)
lola: CANCELED task # 54 (type EQUN)
sara: try reading problem file /home/mcc/ex

lola: FINISHED task # 54 (type EQUN)
lola: result : true
lola: FINISHED task # 53 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 29 (type EXCL)
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 57 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 57 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 58 (type EQUN)
lola: CANCELED task # 60 (type SRCH)
lola: FINISHED task # 60 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
sara: try reading problem file /home/mcc/ex
sara: place or transition ordering
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew

lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 58 (type EQUN)
lola: result : true
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 4/276

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 9/276

Time elapsed: 11 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 14/276

Time elapsed: 16 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 19/276

Time elapsed: 21 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 24/276

Time elapsed: 26 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 29/276

Time elapsed: 31 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 34/276

Time elapsed: 36 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 39/276

Time elapsed: 41 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 44/276

Time elapsed: 46 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 49/276

Time elapsed: 51 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 54/276

Time elapsed: 56 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 59/276

Time elapsed: 61 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 64/276

Time elapsed: 66 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 69/276

Time elapsed: 71 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 74/276

Time elapsed: 76 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 79/276

Time elapsed: 81 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 84/276

Time elapsed: 86 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 89/276

Time elapsed: 91 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 94/276

Time elapsed: 96 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 99/276

Time elapsed: 101 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 104/276

Time elapsed: 106 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 109/276

Time elapsed: 111 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 114/276

Time elapsed: 116 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 119/276

Time elapsed: 121 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 124/276

Time elapsed: 126 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 129/276

Time elapsed: 131 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 134/276

Time elapsed: 136 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 139/276

Time elapsed: 141 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 144/276

Time elapsed: 146 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 149/276

Time elapsed: 151 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 154/276

Time elapsed: 156 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 159/276

Time elapsed: 161 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 164/276

Time elapsed: 166 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 169/276

Time elapsed: 171 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 174/276

Time elapsed: 176 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 179/276

Time elapsed: 181 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 184/276

Time elapsed: 186 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 189/276

Time elapsed: 191 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 194/276

Time elapsed: 196 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 199/276

Time elapsed: 201 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
29 CTL EXCL 204/276

Time elapsed: 206 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 211 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL)
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 5/282

Time elapsed: 216 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
50 CTL EXCL 10/282

Time elapsed: 221 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 50 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 47 (type EXCL)
lola: time limit : 306 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 41 (type EXCL)
lola: time limit : 337 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 38 (type EXCL)
lola: time limit : 375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 2/375

Time elapsed: 226 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 7/375

Time elapsed: 231 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 12/375

Time elapsed: 236 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 17/375

Time elapsed: 241 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 22/375

Time elapsed: 246 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 27/375

Time elapsed: 251 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 32/375

Time elapsed: 256 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 37/375

Time elapsed: 261 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 42/375

Time elapsed: 266 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 47/375

Time elapsed: 271 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 52/375

Time elapsed: 276 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 57/375

Time elapsed: 281 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 62/375

Time elapsed: 286 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 67/375

Time elapsed: 291 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 72/375

Time elapsed: 296 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 77/375

Time elapsed: 301 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 82/375

Time elapsed: 306 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 87/375

Time elapsed: 311 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 92/375

Time elapsed: 316 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
38 CTL EXCL 97/375

Time elapsed: 321 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 326 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL)
lola: time limit : 409 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 26 (type EXCL)
lola: time limit : 467 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 5/467

Time elapsed: 331 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 10/467

Time elapsed: 336 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 15/467

Time elapsed: 341 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 20/467

Time elapsed: 346 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 25/467

Time elapsed: 351 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 30/467

Time elapsed: 356 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 35/467

Time elapsed: 361 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 40/467

Time elapsed: 366 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 45/467

Time elapsed: 371 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 50/467

Time elapsed: 376 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 55/467

Time elapsed: 381 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 60/467

Time elapsed: 386 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 65/467

Time elapsed: 391 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 70/467

Time elapsed: 396 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 75/467

Time elapsed: 401 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 80/467

Time elapsed: 406 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 85/467

Time elapsed: 411 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 90/467

Time elapsed: 416 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 95/467

Time elapsed: 421 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 100/467

Time elapsed: 426 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 105/467

Time elapsed: 431 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 110/467

Time elapsed: 436 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 115/467

Time elapsed: 441 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 120/467

Time elapsed: 446 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
26 CTL EXCL 125/467

Time elapsed: 451 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 456 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL)
lola: time limit : 524 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 5/524

Time elapsed: 461 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 10/524

Time elapsed: 466 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 15/524

Time elapsed: 471 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 20/524

Time elapsed: 476 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 25/524

Time elapsed: 481 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 30/524

Time elapsed: 486 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 35/524

Time elapsed: 491 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 40/524

Time elapsed: 496 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 45/524

Time elapsed: 501 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 50/524

Time elapsed: 506 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 55/524

Time elapsed: 511 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 60/524

Time elapsed: 516 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 65/524

Time elapsed: 521 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 70/524

Time elapsed: 526 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 75/524

Time elapsed: 531 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 80/524

Time elapsed: 536 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 541 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL)
lola: time limit : 611 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 5/611

Time elapsed: 546 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 10/611

Time elapsed: 551 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 15/611

Time elapsed: 556 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 20/611

Time elapsed: 561 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 25/611

Time elapsed: 566 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 30/611

Time elapsed: 571 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 35/611

Time elapsed: 576 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 40/611

Time elapsed: 581 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 45/611

Time elapsed: 586 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 50/611

Time elapsed: 591 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 55/611

Time elapsed: 596 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 60/611

Time elapsed: 601 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 65/611

Time elapsed: 606 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 70/611

Time elapsed: 611 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 75/611

Time elapsed: 616 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 80/611

Time elapsed: 621 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 85/611

Time elapsed: 626 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 90/611

Time elapsed: 631 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 95/611

Time elapsed: 636 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 100/611

Time elapsed: 641 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 105/611

Time elapsed: 646 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 110/611

Time elapsed: 651 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 115/611

Time elapsed: 656 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 120/611

Time elapsed: 661 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 125/611

Time elapsed: 666 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 130/611

Time elapsed: 671 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
20 CTL EXCL 135/611

Time elapsed: 676 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 681 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL)
lola: time limit : 729 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 5/729

Time elapsed: 686 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 10/729

Time elapsed: 691 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 15/729

Time elapsed: 696 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 20/729

Time elapsed: 701 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 25/729

Time elapsed: 706 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 30/729

Time elapsed: 711 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 35/729

Time elapsed: 716 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 40/729

Time elapsed: 721 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 45/729

Time elapsed: 726 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 50/729

Time elapsed: 731 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 55/729

Time elapsed: 736 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 60/729

Time elapsed: 741 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 65/729

Time elapsed: 746 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 70/729

Time elapsed: 751 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 75/729

Time elapsed: 756 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
17 CTL EXCL 80/729

Time elapsed: 761 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 766 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL)
lola: time limit : 944 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 5/944

Time elapsed: 771 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 10/944

Time elapsed: 776 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 15/944

Time elapsed: 781 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 20/944

Time elapsed: 786 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 25/944

Time elapsed: 791 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 30/944

Time elapsed: 796 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 35/944

Time elapsed: 801 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 40/944

Time elapsed: 806 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 45/944

Time elapsed: 811 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 50/944

Time elapsed: 816 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 55/944

Time elapsed: 821 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 60/944

Time elapsed: 826 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 65/944

Time elapsed: 831 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 70/944

Time elapsed: 836 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 75/944

Time elapsed: 841 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 80/944

Time elapsed: 846 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 85/944

Time elapsed: 851 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 90/944

Time elapsed: 856 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 95/944

Time elapsed: 861 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 100/944

Time elapsed: 866 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 105/944

Time elapsed: 871 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 110/944

Time elapsed: 876 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 115/944

Time elapsed: 881 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 120/944

Time elapsed: 886 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 125/944

Time elapsed: 891 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 130/944

Time elapsed: 896 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 135/944

Time elapsed: 901 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 140/944

Time elapsed: 906 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 145/944

Time elapsed: 911 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 150/944

Time elapsed: 916 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 155/944

Time elapsed: 921 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 160/944

Time elapsed: 926 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 165/944

Time elapsed: 931 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 170/944

Time elapsed: 936 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
14 CTL EXCL 175/944

Time elapsed: 941 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 946 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL)
lola: time limit : 1327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 2654 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 5/2654

Time elapsed: 951 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 10/2654

Time elapsed: 956 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 15/2654

Time elapsed: 961 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 20/2654

Time elapsed: 966 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 25/2654

Time elapsed: 971 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 30/2654

Time elapsed: 976 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 35/2654

Time elapsed: 981 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 40/2654

Time elapsed: 986 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 45/2654

Time elapsed: 991 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 50/2654

Time elapsed: 996 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 55/2654

Time elapsed: 1001 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 60/2654

Time elapsed: 1006 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 65/2654

Time elapsed: 1011 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 70/2654

Time elapsed: 1016 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 75/2654

Time elapsed: 1021 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 80/2654

Time elapsed: 1026 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 85/2654

Time elapsed: 1031 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 90/2654

Time elapsed: 1036 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 95/2654

Time elapsed: 1041 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 100/2654

Time elapsed: 1046 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 105/2654

Time elapsed: 1051 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 110/2654

Time elapsed: 1056 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 115/2654

Time elapsed: 1061 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 120/2654

Time elapsed: 1066 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 125/2654

Time elapsed: 1071 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 130/2654

Time elapsed: 1076 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 135/2654

Time elapsed: 1081 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1086 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1091 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1096 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1101 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1106 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1112 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1117 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1122 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1127 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1132 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1137 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1142 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1147 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1152 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1157 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1162 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1167 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1172 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1177 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1182 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1187 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1192 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1197 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1202 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1207 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1212 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1217 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1222 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1227 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1232 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1237 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1242 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1247 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1252 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1257 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1262 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1267 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1272 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1277 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1282 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1287 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1292 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1297 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1302 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1307 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1312 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1317 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1322 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1327 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1332 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1337 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1342 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1347 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1352 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1357 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1362 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1367 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1372 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1377 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1382 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1387 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1392 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1397 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1402 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1407 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1412 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1417 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1422 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1427 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1432 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1437 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1442 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1447 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1452 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1457 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1462 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1467 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1472 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1477 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1482 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1487 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1492 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1497 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1502 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1507 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1512 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1517 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1522 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1527 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1532 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1537 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1542 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1547 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1552 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1557 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1562 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1567 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1572 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1577 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1582 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1587 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1592 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1597 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1602 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1607 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1612 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1617 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1622 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1627 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1632 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1637 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1642 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1647 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1652 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1657 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1662 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1667 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1672 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1677 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1682 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1687 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1692 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1697 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1702 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1707 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1712 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1717 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1722 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1727 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1732 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1737 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1742 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1747 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1752 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1757 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1762 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1767 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1772 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1777 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1782 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1787 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1792 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1797 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1802 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1807 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1812 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1817 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1822 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1827 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1832 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1837 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1842 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1847 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1852 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1857 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1862 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1867 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1872 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1877 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1882 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1887 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1892 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1897 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1902 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1907 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1912 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1917 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1922 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1927 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1932 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1937 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1942 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1947 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1952 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1957 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1962 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1967 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1972 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1977 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1982 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1987 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1992 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1997 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2002 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2007 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2012 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2017 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2022 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2027 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2032 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2037 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2042 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2047 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2052 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2057 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2062 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2067 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2072 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2077 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2082 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2087 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2092 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2097 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2102 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2107 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2112 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2117 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2122 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2127 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2132 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2137 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2142 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2147 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2152 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2157 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2162 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2167 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2172 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2177 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2182 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2187 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2192 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2197 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2202 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2207 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2212 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2217 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2222 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2227 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2232 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2237 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2242 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2247 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2252 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2257 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2262 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2267 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2272 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2277 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2282 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2287 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2292 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2297 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2302 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2307 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2312 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2317 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2322 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2327 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2332 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2337 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2342 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2347 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2352 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2357 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2362 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2367 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2372 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2377 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2382 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2387 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2392 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2397 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2402 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2407 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2412 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2417 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2422 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2427 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2432 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2437 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2442 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2447 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2452 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2457 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2462 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2467 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2472 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2477 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2482 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2487 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2492 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2497 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2502 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2507 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2512 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2517 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2522 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2527 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2532 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2537 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2542 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2547 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2552 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2557 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2562 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2567 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2572 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2577 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2582 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2587 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2592 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2597 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2602 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2607 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2612 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2617 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2622 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2627 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:
HirschbergSinclair-PT-50-CTLFireability-03:
HirschbergSinclair-PT-50-CTLFireability-04:
HirschbergSinclair-PT-50-CTLFireability-05:
HirschbergSinclair-PT-50-CTLFireability-06:
HirschbergSinclair-PT-50-CTLFireability-07:
HirschbergSinclair-PT-50-CTLFireability-08:
HirschbergSinclair-PT-50-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2632 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-01:
HirschbergSinclair-PT-50-CTLFireability-02:
HirschbergSinclair-PT-50-CTLFireability-09:
HirschbergSinclair-PT-50-CTLFireability-10:
HirschbergSinclair-PT-50-CTLFireability-12:
HirschbergSinclair-PT-50-CTLFireability-13: INITIAL
HirschbergSinclair-PT-50-CTLFireability-14:
HirschbergSinclair-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-50-CTLFireability-00:

========== file over 1MB has been
retrieve it from the run archives if needed
-167840345200498.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) .............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ================================================ examination is CTLFireability 0498 ========================== 02:12 CTLCardinality.txt 02:12 CTLCardinality.xml 02:11 CTLFireability.txt 02:11 CTLFireability.xml 16:15 LTLCardinality.txt 16:15 LTLCardinality.xml 16:15 LTLFireability.txt 16:15 LTLFireability.xml 02:12 ReachabilityCardinality.txt 02:12 ReachabilityCardinality.xml 02:12 ReachabilityFireability.txt 02:12 ReachabilityFireability.xml 16:15 UpperBounds.txt 16:15 UpperBounds.xml 18:22 equiv_col 18:22 instance 18:22 iscolored 18:22 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N ola/bin/ FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT after 3600 seconds n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:325 rite.k:334 rite.k:314 rite.k:325 rite.k:334 rite.k:296 rite.k:296 rite.k:454 rite.k:325 rite.k:331 rite.k:296 rite.k:388 rite.k:544 rite.k:397 rite.k:388 rite.k:553 rite.k:96 rite.k:117 rite.k:183 rite.k:439 rite.k:322 rite.k:331 rite.k:296 rite.k:322 rite.k:334 rite.k:322 rite.k:331 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:314 rite.k:322 rite.k:337 rite.k:317 rite.k:314 rite.k:296 rite.k:325 rite.k:334 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:325 rite.k:334 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:334 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:328 rite.k:299 rite.k:317 rite.k:325 rite.k:337 rite.k:317 rite.k:314 rite.k:317 rite.k:322 rite.k:328 rite.k:296 rite.k:296 rite.k:314 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:296 rite.k:296 rite.k:317 rite.k:325 rite.k:334 rite.k:325 rite.k:328 rite.k:299 rite.k:317 rite.k:322 rite.k:331 rite.k:299 rite.k:322 rite.k:337 rite.k:314 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:325 rite.k:334 rite.k:322 rite.k:331 rite.k:299 rite.k:322 rite.k:331 rite.k:322 rite.k:334 rite.k:325 rite.k:328 rite.k:296 rite.k:451 rite.k:322 rite.k:331 rite.k:296 rite.k:96 rite.k:156 rite.k:147 rite.k:96 rite.k:162 rite.k:147 rite.k:121 rite.k:117 rite.k:182 rite.k:96 rite.k:121 rite.k:325 rite.k:331 rite.k:296 rite.k:553 rite.k:317 rite.k:325 rite.k:334 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:478 rite.k:253 rite.k:550 rite.k:544 rite.k:397 rite.k:397 rite.k:250 rite.k:469 rite.k:96 rite.k:116 rite.k:117 rite.k:156 rite.k:147 rite.k:132 rite.k:397 rite.k:322 rite.k:334 rite.k:322 rite.k:328 rite.k:322 rite.k:331 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:117 rite.k:317 rite.k:322 rite.k:337 rite.k:322 rite.k:337 rite.k:296 rite.k:322 rite.k:334 rite.k:296 rite.k:317 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:296 places removed for 43 HirschbergSinclair-PT-50-CTLFireability-13 for HirschbergSinclair-PT-50-CTLFireability-13 rite.k:721 rite.k:788 rite.k:721 rite.k:788 rite.k:721 rite.k:788 for 3 HirschbergSinclair-PT-50-CTLFireability-01 for 3 HirschbergSinclair-PT-50-CTLFireability-01 for 3 HirschbergSinclair-PT-50-CTLFireability-01 for 3 HirschbergSinclair-PT-50-CTLFireability-01 for HirschbergSinclair-PT-50-CTLFireability-01 0.000000 1 rite.k:721 rite.k:788 rite.k:814 rite.k:814 rite.k:813 rite.k:811 rite.k:806 rite.k:813 rite.k:809 for HirschbergSinclair-PT-50-CTLFireability-01 10 9 0.000000 1 for HirschbergSinclair-PT-50-CTLFireability-01 (obsolete) for HirschbergSinclair-PT-50-CTLFireability-01 (obsolete) ecution/CTLFireability-54.sara. for HirschbergSinclair-PT-50-CTLFireability-01 for HirschbergSinclair-PT-50-CTLFireability-01 8 1 0.000000 0 for 28 HirschbergSinclair-PT-50-CTLFireability-08 rite.k:711 rite.k:711 rite.k:711 for 34 HirschbergSinclair-PT-50-CTLFireability-10 for 34 HirschbergSinclair-PT-50-CTLFireability-10 for 34 HirschbergSinclair-PT-50-CTLFireability-10 rite.k:814 rite.k:812 rite.k:806 rite.k:812 rite.k:812 for HirschbergSinclair-PT-50-CTLFireability-10 154 1 0.000000 0 for HirschbergSinclair-PT-50-CTLFireability-10 (obsolete) for HirschbergSinclair-PT-50-CTLFireability-10 (obsolete) for HirschbergSinclair-PT-50-CTLFireability-10 0.000000 1 rite.k:812 rite.k:813 rite.k:812 rite.k:711 rite.k:815 rite.k:812 rite.k:807 rite.k:812 rite.k:810 rite.k:812 rite.k:813 rite.k:811 rite.k:810 rite.k:806 rite.k:811 rite.k:810 rite.k:815 rite.k:811 rite.k:812 rite.k:808 rite.k:810 rite.k:815 rite.k:810 ecution/CTLFireability-58.sara. is non-deterministic rite.k:811 rite.k:807 rite.k:808 rite.k:806 rite.k:808 rite.k:814 rite.k:807 rite.k:811 rite.k:809 rite.k:814 rite.k:808 rite.k:806 rite.k:806 rite.k:813 rite.k:812 rite.k:811 rite.k:813 rite.k:812 rite.k:808 rite.k:811 rite.k:807 rite.k:808 rite.k:813 rite.k:811 rite.k:808 rite.k:809 rite.k:807 rite.k:812 rite.k:812 rite.k:813 rite.k:813 rite.k:811 rite.k:808 rite.k:809 rite.k:807 rite.k:812 rite.k:812 rite.k:811 rite.k:807 rite.k:811 rite.k:809 rite.k:808 rite.k:806 rite.k:807 rite.k:807 rite.k:811 for HirschbergSinclair-PT-50-CTLFireability-10 rite.k:811 rite.k:812 rite.k:809 rite.k:812 rite.k:808 rite.k:809 rite.k:813 rite.k:811 rite.k:813 rite.k:813 rite.k:809 rite.k:806 rite.k:807 rite.k:808 rite.k:811 rite.k:807 rite.k:807 rite.k:810 rite.k:813 rite.k:810 rite.k:807 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-08 144328 m, 28865 m/sec, 716977 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-08 322114 m, 35557 m/sec, 1691811 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-08 479594 m, 31496 m/sec, 2661439 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-08 645483 m, 33177 m/sec, 3631980 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-08 801731 m, 31249 m/sec, 4588479 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-08 945648 m, 28783 m/sec, 5575340 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-08 1120926 m, 35055 m/sec, 6574450 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-08 1284629 m, 32740 m/sec, 7567956 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-08 1431470 m, 29368 m/sec, 8556181 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-08 1582001 m, 30106 m/sec, 9557328 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-08 1725646 m, 28729 m/sec, 10532251 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-08 1845691 m, 24009 m/sec, 11422902 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-08 1997496 m, 30361 m/sec, 12399571 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-08 2152362 m, 30973 m/sec, 13359824 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-08 2305632 m, 30654 m/sec, 14327578 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-08 2441912 m, 27256 m/sec, 15297925 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-08 2582404 m, 28098 m/sec, 16214807 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-08 2720286 m, 27576 m/sec, 17163624 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-08 2843883 m, 24719 m/sec, 18113562 t fired, . VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-08 3005411 m, 32305 m/sec, 19091264 t fired, . in use: 19 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-08 3156374 m, 30192 m/sec, 20056696 t fired, . in use: 19 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-08 3300003 m, 28725 m/sec, 21029480 t fired, . in use: 20 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-08 3440491 m, 28097 m/sec, 22011012 t fired, . in use: 21 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-08 3583446 m, 28591 m/sec, 22967863 t fired, . in use: 21 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-08 3717002 m, 26711 m/sec, 23930012 t fired, . in use: 22 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-08 3846127 m, 25825 m/sec, 24902847 t fired, . in use: 23 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-08 3994205 m, 29615 m/sec, 25872276 t fired, . in use: 23 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-08 4134937 m, 28146 m/sec, 26839680 t fired, . in use: 24 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-08 4264944 m, 26001 m/sec, 27812076 t fired, . in use: 25 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-08 4390578 m, 25126 m/sec, 28798215 t fired, . in use: 25 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-08 4520575 m, 25999 m/sec, 29750964 t fired, . in use: 26 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-08 4644717 m, 24828 m/sec, 30709136 t fired, . in use: 27 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-08 4756094 m, 22275 m/sec, 31661982 t fired, . in use: 27 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-08 4898495 m, 28480 m/sec, 32638637 t fired, . in use: 28 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-08 5032874 m, 26875 m/sec, 33596640 t fired, . in use: 28 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-08 5169072 m, 27239 m/sec, 34562566 t fired, . in use: 29 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-08 5292113 m, 24608 m/sec, 35522826 t fired, . in use: 30 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-08 5420948 m, 25767 m/sec, 36493593 t fired, . in use: 30 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-08 5542888 m, 24388 m/sec, 37437208 t fired, . in use: 31 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-08 5657476 m, 22917 m/sec, 38384650 t fired, . in use: 31 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-08 5774724 m, 23449 m/sec, 39364052 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 49 HirschbergSinclair-PT-50-CTLFireability-15 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-15 462860 m, 92572 m/sec, 525044 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath false preprocessing IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-15 955407 m, 98509 m/sec, 1088368 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-15 1226729 1404626 13.000000 22 for 46 HirschbergSinclair-PT-50-CTLFireability-14 for HirschbergSinclair-PT-50-CTLFireability-14 1590 1688 0.000000 1 for 40 HirschbergSinclair-PT-50-CTLFireability-12 for HirschbergSinclair-PT-50-CTLFireability-12 1107 2126 0.000000 1 for 37 HirschbergSinclair-PT-50-CTLFireability-11 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-50-CTLFireability-11 71088 m, 14217 m/sec, 210878 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-11 287349 m, 43252 m/sec, 907575 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-11 503448 m, 43219 m/sec, 1605071 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-11 706388 m, 40588 m/sec, 2298065 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-11 905329 m, 39788 m/sec, 2990924 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-11 1110390 m, 41012 m/sec, 3680840 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-11 1308205 m, 39563 m/sec, 4368668 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-11 1510589 m, 40476 m/sec, 5056972 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-11 1715668 m, 41015 m/sec, 5746657 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-11 1913118 m, 39490 m/sec, 6434495 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-11 2113537 m, 40083 m/sec, 7124085 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-11 2309525 m, 39197 m/sec, 7814740 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-11 2514865 m, 41068 m/sec, 8509895 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-11 2714048 m, 39836 m/sec, 9204980 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-11 2916326 m, 40455 m/sec, 9897564 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-11 3113990 m, 39532 m/sec, 10577929 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-11 3309781 m, 39158 m/sec, 11259037 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-11 3502154 m, 38474 m/sec, 11950537 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-11 3687253 m, 37019 m/sec, 12640112 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-11 3875906 m, 37730 m/sec, 13328744 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 31 HirschbergSinclair-PT-50-CTLFireability-09 for HirschbergSinclair-PT-50-CTLFireability-09 1082 1394 0.000000 1 for 25 HirschbergSinclair-PT-50-CTLFireability-07 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-07 156306 m, 31261 m/sec, 563450 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-07 293273 m, 27393 m/sec, 1179637 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-07 428317 m, 27008 m/sec, 1790250 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-07 568900 m, 28116 m/sec, 2397661 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-07 714416 m, 29103 m/sec, 2999528 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-07 848270 m, 26770 m/sec, 3607080 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-07 962439 m, 22833 m/sec, 4228905 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-07 1106636 m, 28839 m/sec, 4835896 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-07 1232399 m, 25152 m/sec, 5442914 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-07 1348336 m, 23187 m/sec, 6050172 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-07 1448929 m, 20118 m/sec, 6657519 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-07 1570974 m, 24409 m/sec, 7262148 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-07 1673331 m, 20471 m/sec, 7864426 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-07 1784004 m, 22134 m/sec, 8471664 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-07 1890219 m, 21243 m/sec, 9071507 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-07 2011880 m, 24332 m/sec, 9673503 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-07 2132115 m, 24047 m/sec, 10271743 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-07 2249718 m, 23520 m/sec, 10869422 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-07 2357157 m, 21487 m/sec, 11464850 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-07 2471706 m, 22909 m/sec, 12067188 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-07 2584899 m, 22638 m/sec, 12682989 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-07 2726251 m, 28270 m/sec, 13285671 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-07 2851088 m, 24967 m/sec, 13886772 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-07 2966750 m, 23132 m/sec, 14486295 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-07 3069047 m, 20459 m/sec, 15088465 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 22 HirschbergSinclair-PT-50-CTLFireability-06 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-06 212821 m, 42564 m/sec, 499112 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-06 398452 m, 37126 m/sec, 1022255 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-06 588862 m, 38082 m/sec, 1559435 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-06 784377 m, 39103 m/sec, 2095266 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-06 989102 m, 40945 m/sec, 2627294 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-06 1183909 m, 38961 m/sec, 3163394 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-06 1360445 m, 35307 m/sec, 3709750 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-06 1544898 m, 36890 m/sec, 4253694 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-06 1733389 m, 37698 m/sec, 4791571 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-06 1911430 m, 35608 m/sec, 5324633 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-06 2078851 m, 33484 m/sec, 5863057 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-06 2228697 m, 29969 m/sec, 6401216 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-06 2399430 m, 34146 m/sec, 6932268 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-06 2554552 m, 31024 m/sec, 7465790 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-06 2709508 m, 30991 m/sec, 7997642 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-06 2884579 m, 35014 m/sec, 8528280 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 19 HirschbergSinclair-PT-50-CTLFireability-05 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-05 167199 m, 33439 m/sec, 575054 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-05 312241 m, 29008 m/sec, 1201782 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-05 443765 m, 26304 m/sec, 1821627 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-05 590309 m, 29308 m/sec, 2439779 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-05 721637 m, 26265 m/sec, 3058615 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-05 860738 m, 27820 m/sec, 3679923 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-05 999033 m, 27659 m/sec, 4290519 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-05 1120094 m, 24212 m/sec, 4905749 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-05 1238218 m, 23624 m/sec, 5530500 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-05 1359695 m, 24295 m/sec, 6141976 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-05 1465958 m, 21252 m/sec, 6758912 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-05 1577893 m, 22387 m/sec, 7367010 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-05 1677618 m, 19945 m/sec, 7976251 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-05 1795946 m, 23665 m/sec, 8594389 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-05 1911341 m, 23079 m/sec, 9174945 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-05 2022129 m, 22157 m/sec, 9796144 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-05 2130574 m, 21689 m/sec, 10404138 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-05 2231512 m, 20187 m/sec, 11012523 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-05 2339480 m, 21593 m/sec, 11619285 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-05 2470206 m, 26145 m/sec, 12256565 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-05 2595655 m, 25089 m/sec, 12887026 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-05 2724715 m, 25812 m/sec, 13517871 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-05 2853851 m, 25827 m/sec, 14145851 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-05 2978626 m, 24955 m/sec, 14771223 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-05 3104737 m, 25222 m/sec, 15398322 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-05 3234942 m, 26041 m/sec, 16022552 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-05 3371606 m, 27332 m/sec, 16634388 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 16 HirschbergSinclair-PT-50-CTLFireability-04 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-04 218455 m, 43691 m/sec, 622047 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-04 426548 m, 41618 m/sec, 1267563 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-04 641056 m, 42901 m/sec, 1907725 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-04 859538 m, 43696 m/sec, 2542365 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-04 1065475 m, 41187 m/sec, 3180933 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-04 1267066 m, 40318 m/sec, 3817456 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-04 1471328 m, 40852 m/sec, 4461474 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-04 1671290 m, 39992 m/sec, 5094550 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-04 1880170 m, 41776 m/sec, 5738801 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-04 2076529 m, 39271 m/sec, 6360515 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-04 2278766 m, 40447 m/sec, 6970450 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-04 2476363 m, 39519 m/sec, 7574186 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-04 2675839 m, 39895 m/sec, 8177699 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-04 2877065 m, 40245 m/sec, 8797610 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-04 3072046 m, 38996 m/sec, 9393868 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-04 3267529 m, 39096 m/sec, 10017330 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 13 HirschbergSinclair-PT-50-CTLFireability-03 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-03 119870 m, 23974 m/sec, 574557 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-03 219708 m, 19967 m/sec, 1165242 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-50-CTLFireability-03 322382 m, 20534 m/sec, 1771113 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-03 421586 m, 19840 m/sec, 2357882 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-03 519997 m, 19682 m/sec, 2940033 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-03 618060 m, 19612 m/sec, 3523459 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-03 714217 m, 19231 m/sec, 4106779 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-03 805572 m, 18271 m/sec, 4697391 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-50-CTLFireability-03 900817 m, 19049 m/sec, 5303332 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-03 999482 m, 19733 m/sec, 5897570 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-03 1091861 m, 18475 m/sec, 6494069 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-03 1187024 m, 19032 m/sec, 7099978 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-03 1285934 m, 19782 m/sec, 7695279 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-03 1377858 m, 18384 m/sec, 8282035 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-03 1474303 m, 19289 m/sec, 8862283 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-50-CTLFireability-03 1564169 m, 17973 m/sec, 9444304 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-03 1656858 m, 18537 m/sec, 10043690 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-03 1746370 m, 17902 m/sec, 10622620 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-03 1835537 m, 17833 m/sec, 11197113 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-03 1930292 m, 18951 m/sec, 11780272 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-03 2022735 m, 18488 m/sec, 12349646 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-03 2117121 m, 18877 m/sec, 12928158 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-03 2212312 m, 19038 m/sec, 13520341 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-03 2302466 m, 18030 m/sec, 14086739 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-03 2396754 m, 18857 m/sec, 14652178 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-03 2489385 m, 18526 m/sec, 15226122 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-03 2587197 m, 19562 m/sec, 15821514 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-03 2685536 m, 19667 m/sec, 16427159 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-03 2780347 m, 18962 m/sec, 17018772 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-03 2870416 m, 18013 m/sec, 17581522 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-50-CTLFireability-03 2966228 m, 19162 m/sec, 18169922 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-03 3057743 m, 18303 m/sec, 18733723 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-03 3149909 m, 18433 m/sec, 19300283 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-03 3245166 m, 19051 m/sec, 19892214 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-03 3340473 m, 19061 m/sec, 20485743 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 10 HirschbergSinclair-PT-50-CTLFireability-02 for HirschbergSinclair-PT-50-CTLFireability-02 710 711 0.000000 1 for 0 HirschbergSinclair-PT-50-CTLFireability-00 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-50-CTLFireability-00 164753 m, 32950 m/sec, 593525 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-50-CTLFireability-00 299531 m, 26955 m/sec, 1241808 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-50-CTLFireability-00 433176 m, 26729 m/sec, 1891087 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-50-CTLFireability-00 558963 m, 25157 m/sec, 2541699 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-50-CTLFireability-00 688215 m, 25850 m/sec, 3189763 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-50-CTLFireability-00 812750 m, 24907 m/sec, 3828308 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-50-CTLFireability-00 938405 m, 25131 m/sec, 4465178 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-50-CTLFireability-00 1067941 m, 25907 m/sec, 5108163 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-50-CTLFireability-00 1197650 m, 25941 m/sec, 5732917 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-50-CTLFireability-00 1330394 m, 26548 m/sec, 6354650 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-50-CTLFireability-00 1456076 m, 25136 m/sec, 6972102 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-50-CTLFireability-00 1578295 m, 24443 m/sec, 7594698 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-50-CTLFireability-00 1707091 m, 25759 m/sec, 8234333 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-50-CTLFireability-00 1831345 m, 24850 m/sec, 8870794 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-50-CTLFireability-00 1956355 m, 25002 m/sec, 9507873 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-50-CTLFireability-00 2084315 m, 25592 m/sec, 10113684 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-50-CTLFireability-00 2214831 m, 26103 m/sec, 10723346 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-50-CTLFireability-00 2343803 m, 25794 m/sec, 11335080 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-50-CTLFireability-00 2470442 m, 25327 m/sec, 11947347 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-50-CTLFireability-00 2599469 m, 25805 m/sec, 12560090 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-50-CTLFireability-00 2727944 m, 25695 m/sec, 13163154 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-50-CTLFireability-00 2846686 m, 23748 m/sec, 13754247 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-50-CTLFireability-00 2970101 m, 24683 m/sec, 14366545 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-50-CTLFireability-00 3096944 m, 25368 m/sec, 14987873 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-50-CTLFireability-00 3220645 m, 24740 m/sec, 15606792 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-50-CTLFireability-00 3343962 m, 24663 m/sec, 16228292 t fired, . in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-50-CTLFireability-00 3469465 m, 25100 m/sec, 16854461 t fired, . in use: 32 for HirschbergSinclair-PT-50-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CONJ false state space CTL false CTL model checker CTL false CTL model checker EF true findpath CTL true CTL model checker false preprocessing CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 truncated ======

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r198-smll-167840345200498"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-50.tgz
mv HirschbergSinclair-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;