MCC'2023- Execution of r198-smll-167840345200490

About the Execution of LoLA for HirschbergSinclair-PT-45

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3156.796	2212458.00	2188373.00	5370.70	T?FT??????????F?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r198-smll
Waiting for the VM to be ready (probing
...........................................
.....................
===========================================
Generated by BenchKit 2-5348
Executing tool lola
Input is HirschbergSinclair-PT-45,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r198-smll-16784034520
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 9.2K Feb 26
-rw-r--r-- 1 mcc users 70K Feb 26
-rw-r--r-- 1 mcc users 9.0K Feb 26
-rw-r--r-- 1 mcc users 61K Feb 26
-rw-r--r-- 1 mcc users 5.0K Feb 25
-rw-r--r-- 1 mcc users 25K Feb 25
-rw-r--r-- 1 mcc users 3.5K Feb 25
-rw-r--r-- 1 mcc users 18K Feb 25
-rw-r--r-- 1 mcc users 17K Feb 26
-rw-r--r-- 1 mcc users 122K Feb 26
-rw-r--r-- 1 mcc users 11K Feb 26
-rw-r--r-- 1 mcc users 60K Feb 26
-rw-r--r-- 1 mcc users 2.0K Feb 25
-rw-r--r-- 1 mcc users 4.1K Feb 25
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 3 Mar 5
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 616K Mar 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi
FORMULA_NAME HirschbergSinclair-PT-45-CTLFi

=== Now, execution of the tool begins

BK_START 1678650146102

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-45
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT HirschbergSinclair-PT-45
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../l
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-45-CTLFireability-14

FORMULA HirschbergSinclair-PT-45-CTLFireability-03

FORMULA HirschbergSinclair-PT-45-CTLFireability-02

FORMULA HirschbergSinclair-PT-45-CTLFireability-00

BK_STOP 1678652358560

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 41 (type EXCL)
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 88 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 93 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 88 (type FNDP)
lola: result : true
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 89 (type EQUN)
sara: try reading problem file /home/mcc/ex
sara: place or transition ordering
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew

lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 89 (type EQUN)
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 4/149

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 9/149

Time elapsed: 11 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 14/149

Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 19/149

Time elapsed: 21 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 24/149

Time elapsed: 26 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 29/149

Time elapsed: 31 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 34/149

Time elapsed: 36 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 39/149

Time elapsed: 41 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 44/149

Time elapsed: 46 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 49/149

Time elapsed: 51 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 54/149

Time elapsed: 56 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 59/149

Time elapsed: 61 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 64/149

Time elapsed: 66 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 69/149

Time elapsed: 71 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 74/149

Time elapsed: 76 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 79/149

Time elapsed: 81 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 84/149

Time elapsed: 86 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 89/149

Time elapsed: 91 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 94/149

Time elapsed: 96 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 99/149

Time elapsed: 101 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 104/149

Time elapsed: 106 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 109/149

Time elapsed: 111 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 114/149

Time elapsed: 116 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 119/149

Time elapsed: 121 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 124/149

Time elapsed: 126 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 129/149

Time elapsed: 131 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 134/149

Time elapsed: 136 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 139/149

Time elapsed: 141 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 144/149

Time elapsed: 146 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 149/149

Time elapsed: 151 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 156 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 92 (type EXCL)
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 41 (type EXCL)
lola: time limit : 3444 sec
lola: memory limit: 5 pages
lola: FINISHED task # 92 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 5/149

Time elapsed: 161 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 10/149

Time elapsed: 166 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 15/149

Time elapsed: 171 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 20/149

Time elapsed: 176 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 25/149

Time elapsed: 181 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 30/149

Time elapsed: 186 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 35/149

Time elapsed: 191 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 40/149

Time elapsed: 196 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 45/149

Time elapsed: 201 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 50/149

Time elapsed: 206 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 55/149

Time elapsed: 211 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 60/149

Time elapsed: 216 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 65/149

Time elapsed: 221 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 70/149

Time elapsed: 226 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
41 EG EXCL 75/149

Time elapsed: 231 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 236 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 86 (type EXCL)
lola: time limit : 152 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 5/152

Time elapsed: 241 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 10/152

Time elapsed: 246 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 15/152

Time elapsed: 251 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 20/152

Time elapsed: 256 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 25/152

Time elapsed: 261 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 30/152

Time elapsed: 266 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 35/152

Time elapsed: 271 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 40/152

Time elapsed: 276 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 45/152

Time elapsed: 281 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 50/152

Time elapsed: 286 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 55/152

Time elapsed: 291 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 CTL EXCL 60/152

Time elapsed: 296 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 86 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 301 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL)
lola: time limit : 157 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 5/157

Time elapsed: 306 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 10/157

Time elapsed: 311 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 15/157

Time elapsed: 316 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 20/157

Time elapsed: 321 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 25/157

Time elapsed: 326 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 30/157

Time elapsed: 331 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 35/157

Time elapsed: 336 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 40/157

Time elapsed: 341 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 45/157

Time elapsed: 346 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 50/157

Time elapsed: 351 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 55/157

Time elapsed: 356 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 60/157

Time elapsed: 361 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 65/157

Time elapsed: 366 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 70/157

Time elapsed: 371 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 75/157

Time elapsed: 376 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 80/157

Time elapsed: 381 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 85/157

Time elapsed: 386 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 90/157

Time elapsed: 391 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 95/157

Time elapsed: 396 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 100/157

Time elapsed: 401 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 105/157

Time elapsed: 406 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
56 CTL EXCL 110/157

Time elapsed: 411 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 416 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL)
lola: time limit : 159 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 46 (type EXCL)
lola: time limit : 167 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 5/167

Time elapsed: 421 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 10/167

Time elapsed: 426 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 15/167

Time elapsed: 431 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 20/167

Time elapsed: 436 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 25/167

Time elapsed: 441 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 30/167

Time elapsed: 446 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 35/167

Time elapsed: 451 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 40/167

Time elapsed: 456 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 45/167

Time elapsed: 461 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 50/167

Time elapsed: 466 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 55/167

Time elapsed: 471 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 60/167

Time elapsed: 476 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 65/167

Time elapsed: 481 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 70/167

Time elapsed: 486 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 75/167

Time elapsed: 491 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 80/167

Time elapsed: 496 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 85/167

Time elapsed: 501 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 90/167

Time elapsed: 506 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 95/167

Time elapsed: 511 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
46 CTL EXCL 100/167

Time elapsed: 516 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 521 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL)
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL)
lola: result : true
lola: markings :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 33 (type EXCL)
lola: time limit : 181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 31 (type EXCL)
lola: time limit : 192 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL)
lola: result : true
lola: markings :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 23 (type EXCL)
lola: time limit : 219 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 5/219

Time elapsed: 526 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 10/219

Time elapsed: 531 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 15/219

Time elapsed: 536 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 20/219

Time elapsed: 541 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 25/219

Time elapsed: 546 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 30/219

Time elapsed: 551 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 35/219

Time elapsed: 556 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 40/219

Time elapsed: 561 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 45/219

Time elapsed: 566 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 50/219

Time elapsed: 571 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 55/219

Time elapsed: 576 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 60/219

Time elapsed: 581 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 65/219

Time elapsed: 586 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 70/219

Time elapsed: 591 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 75/219

Time elapsed: 596 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 80/219

Time elapsed: 601 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 85/219

Time elapsed: 606 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 90/219

Time elapsed: 611 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 95/219

Time elapsed: 616 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 100/219

Time elapsed: 621 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 105/219

Time elapsed: 626 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 110/219

Time elapsed: 631 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 115/219

Time elapsed: 636 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 120/219

Time elapsed: 641 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
23 CTL EXCL 125/219

Time elapsed: 646 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 651 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL)
lola: time limit : 226 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 5/226

Time elapsed: 656 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 10/226

Time elapsed: 661 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 15/226

Time elapsed: 666 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 20/226

Time elapsed: 671 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 25/226

Time elapsed: 676 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 30/226

Time elapsed: 681 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 35/226

Time elapsed: 686 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 40/226

Time elapsed: 691 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 45/226

Time elapsed: 696 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 50/226

Time elapsed: 701 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 55/226

Time elapsed: 706 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 60/226

Time elapsed: 711 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 65/226

Time elapsed: 716 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 70/226

Time elapsed: 721 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 75/226

Time elapsed: 726 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 80/226

Time elapsed: 731 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 85/226

Time elapsed: 736 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 90/226

Time elapsed: 741 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 95/226

Time elapsed: 746 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 100/226

Time elapsed: 751 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 105/226

Time elapsed: 756 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 110/226

Time elapsed: 761 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 115/226

Time elapsed: 766 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 120/226

Time elapsed: 771 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 125/226

Time elapsed: 776 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 130/226

Time elapsed: 781 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 135/226

Time elapsed: 786 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 140/226

Time elapsed: 791 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 145/226

Time elapsed: 796 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 151/226

Time elapsed: 802 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 156/226

Time elapsed: 807 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 812 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 232 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/232

Time elapsed: 817 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/232

Time elapsed: 822 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/232

Time elapsed: 827 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/232

Time elapsed: 832 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/232

Time elapsed: 837 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/232

Time elapsed: 842 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/232

Time elapsed: 847 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/232

Time elapsed: 852 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/232

Time elapsed: 857 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/232

Time elapsed: 862 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/232

Time elapsed: 867 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/232

Time elapsed: 872 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/232

Time elapsed: 877 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/232

Time elapsed: 882 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 75/232

Time elapsed: 887 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 80/232

Time elapsed: 892 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 85/232

Time elapsed: 897 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 90/232

Time elapsed: 902 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 95/232

Time elapsed: 907 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 100/232

Time elapsed: 912 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 105/232

Time elapsed: 917 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 110/232

Time elapsed: 922 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 115/232

Time elapsed: 927 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 120/232

Time elapsed: 932 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 125/232

Time elapsed: 937 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 130/232

Time elapsed: 942 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 135/232

Time elapsed: 947 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 140/232

Time elapsed: 952 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 145/232

Time elapsed: 957 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 150/232

Time elapsed: 962 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 155/232

Time elapsed: 967 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 160/232

Time elapsed: 972 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 165/232

Time elapsed: 977 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 170/232

Time elapsed: 982 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 175/232

Time elapsed: 987 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 180/232

Time elapsed: 992 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 185/232

Time elapsed: 997 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 190/232

Time elapsed: 1002 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 195/232

Time elapsed: 1007 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 200/232

Time elapsed: 1012 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 205/232

Time elapsed: 1017 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 210/232

Time elapsed: 1022 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 215/232

Time elapsed: 1027 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 220/232

Time elapsed: 1032 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 225/232

Time elapsed: 1037 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 230/232

Time elapsed: 1042 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1047 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 2553 sec
lola: memory limit: 5 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/232

Time elapsed: 1052 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/232

Time elapsed: 1057 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/232

Time elapsed: 1062 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/232

Time elapsed: 1067 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/232

Time elapsed: 1072 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1077 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 280 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 5/280

Time elapsed: 1082 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 10/280

Time elapsed: 1087 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 15/280

Time elapsed: 1092 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 20/280

Time elapsed: 1097 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 25/280

Time elapsed: 1102 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 30/280

Time elapsed: 1107 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 35/280

Time elapsed: 1112 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 40/280

Time elapsed: 1117 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 45/280

Time elapsed: 1122 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 50/280

Time elapsed: 1127 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 55/280

Time elapsed: 1132 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 60/280

Time elapsed: 1137 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 65/280

Time elapsed: 1142 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 70/280

Time elapsed: 1147 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 75/280

Time elapsed: 1152 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 80/280

Time elapsed: 1157 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 85/280

Time elapsed: 1162 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 90/280

Time elapsed: 1167 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 95/280

Time elapsed: 1172 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 100/280

Time elapsed: 1177 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 105/280

Time elapsed: 1182 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 110/280

Time elapsed: 1187 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 115/280

Time elapsed: 1192 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 120/280

Time elapsed: 1197 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 125/280

Time elapsed: 1202 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 130/280

Time elapsed: 1207 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 135/280

Time elapsed: 1212 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 140/280

Time elapsed: 1217 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 145/280

Time elapsed: 1222 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 150/280

Time elapsed: 1227 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1232 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 77 (type EXCL)
lola: time limit : 338 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 5/338

Time elapsed: 1237 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 10/338

Time elapsed: 1242 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 15/338

Time elapsed: 1247 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 20/338

Time elapsed: 1252 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 25/338

Time elapsed: 1257 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 30/338

Time elapsed: 1262 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 35/338

Time elapsed: 1267 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 40/338

Time elapsed: 1272 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 45/338

Time elapsed: 1277 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 50/338

Time elapsed: 1282 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 55/338

Time elapsed: 1287 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 60/338

Time elapsed: 1292 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 65/338

Time elapsed: 1297 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 70/338

Time elapsed: 1302 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 75/338

Time elapsed: 1307 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 80/338

Time elapsed: 1312 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 85/338

Time elapsed: 1317 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 90/338

Time elapsed: 1322 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 95/338

Time elapsed: 1327 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 100/338

Time elapsed: 1332 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 105/338

Time elapsed: 1337 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 110/338

Time elapsed: 1342 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 115/338

Time elapsed: 1347 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 120/338

Time elapsed: 1352 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 125/338

Time elapsed: 1357 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 130/338

Time elapsed: 1362 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 135/338

Time elapsed: 1367 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 140/338

Time elapsed: 1372 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 145/338

Time elapsed: 1377 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 150/338

Time elapsed: 1382 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 155/338

Time elapsed: 1387 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 160/338

Time elapsed: 1392 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 165/338

Time elapsed: 1397 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 170/338

Time elapsed: 1402 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 175/338

Time elapsed: 1407 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 180/338

Time elapsed: 1412 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 185/338

Time elapsed: 1417 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 190/338

Time elapsed: 1422 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 195/338

Time elapsed: 1427 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 200/338

Time elapsed: 1432 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 205/338

Time elapsed: 1437 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 210/338

Time elapsed: 1442 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 215/338

Time elapsed: 1447 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 220/338

Time elapsed: 1452 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 225/338

Time elapsed: 1457 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 230/338

Time elapsed: 1462 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 235/338

Time elapsed: 1467 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 240/338

Time elapsed: 1472 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 245/338

Time elapsed: 1477 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 250/338

Time elapsed: 1482 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 255/338

Time elapsed: 1487 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 260/338

Time elapsed: 1492 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 265/338

Time elapsed: 1497 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 270/338

Time elapsed: 1502 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 275/338

Time elapsed: 1507 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 280/338

Time elapsed: 1512 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 285/338

Time elapsed: 1517 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 290/338

Time elapsed: 1522 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 295/338

Time elapsed: 1527 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 300/338

Time elapsed: 1532 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 305/338

Time elapsed: 1537 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 310/338

Time elapsed: 1542 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
77 EG EXCL 315/338

Time elapsed: 1547 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 77 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1552 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 90 (type EXCL)
lola: time limit : 341 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 5/341

Time elapsed: 1557 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 10/341

Time elapsed: 1562 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 15/341

Time elapsed: 1567 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 20/341

Time elapsed: 1572 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 25/341

Time elapsed: 1577 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 30/341

Time elapsed: 1582 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 35/341

Time elapsed: 1587 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 40/341

Time elapsed: 1592 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 45/341

Time elapsed: 1597 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 50/341

Time elapsed: 1602 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 55/341

Time elapsed: 1607 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 60/341

Time elapsed: 1612 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 65/341

Time elapsed: 1617 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 70/341

Time elapsed: 1622 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 75/341

Time elapsed: 1627 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 80/341

Time elapsed: 1632 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 85/341

Time elapsed: 1637 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 90/341

Time elapsed: 1642 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 95/341

Time elapsed: 1647 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 100/341

Time elapsed: 1652 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 105/341

Time elapsed: 1657 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 110/341

Time elapsed: 1662 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 115/341

Time elapsed: 1667 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 120/341

Time elapsed: 1672 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 125/341

Time elapsed: 1677 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 130/341

Time elapsed: 1682 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 135/341

Time elapsed: 1687 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 140/341

Time elapsed: 1692 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 145/341

Time elapsed: 1697 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 150/341

Time elapsed: 1702 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 155/341

Time elapsed: 1707 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
90 AGEF EXCL 160/341

Time elapsed: 1712 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 90 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1717 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 67 (type EXCL)
lola: time limit : 376 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL)
lola: result : true
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 470 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 59 (type EXCL)
lola: time limit : 627 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 5/627

Time elapsed: 1722 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 10/627

Time elapsed: 1727 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 15/627

Time elapsed: 1732 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 20/627

Time elapsed: 1737 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 25/627

Time elapsed: 1742 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 30/627

Time elapsed: 1747 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 35/627

Time elapsed: 1752 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 40/627

Time elapsed: 1757 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 45/627

Time elapsed: 1762 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 50/627

Time elapsed: 1767 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 55/627

Time elapsed: 1772 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 60/627

Time elapsed: 1777 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 65/627

Time elapsed: 1782 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 70/627

Time elapsed: 1787 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 75/627

Time elapsed: 1792 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 80/627

Time elapsed: 1797 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 85/627

Time elapsed: 1802 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 90/627

Time elapsed: 1807 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 95/627

Time elapsed: 1812 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 100/627

Time elapsed: 1817 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 105/627

Time elapsed: 1822 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 110/627

Time elapsed: 1827 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 115/627

Time elapsed: 1832 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 120/627

Time elapsed: 1837 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 125/627

Time elapsed: 1842 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 130/627

Time elapsed: 1847 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 135/627

Time elapsed: 1852 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 140/627

Time elapsed: 1857 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 145/627

Time elapsed: 1862 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 150/627

Time elapsed: 1867 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 155/627

Time elapsed: 1872 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 160/627

Time elapsed: 1877 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 165/627

Time elapsed: 1882 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 170/627

Time elapsed: 1887 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 175/627

Time elapsed: 1892 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 180/627

Time elapsed: 1897 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 185/627

Time elapsed: 1902 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 190/627

Time elapsed: 1907 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 195/627

Time elapsed: 1912 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 200/627

Time elapsed: 1917 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
59 CTL EXCL 205/627

Time elapsed: 1922 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1927 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 80 (type EXCL)
lola: time limit : 836 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 5/836

Time elapsed: 1932 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 10/836

Time elapsed: 1937 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 15/836

Time elapsed: 1942 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 20/836

Time elapsed: 1947 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 25/836

Time elapsed: 1952 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 30/836

Time elapsed: 1957 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 35/836

Time elapsed: 1962 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 40/836

Time elapsed: 1967 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 45/836

Time elapsed: 1972 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 50/836

Time elapsed: 1977 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 55/836

Time elapsed: 1982 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 60/836

Time elapsed: 1987 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 65/836

Time elapsed: 1992 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 70/836

Time elapsed: 1997 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 75/836

Time elapsed: 2002 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 80/836

Time elapsed: 2007 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 85/836

Time elapsed: 2012 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 90/836

Time elapsed: 2017 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 95/836

Time elapsed: 2022 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 100/836

Time elapsed: 2027 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
80 CTL EXCL 105/836

Time elapsed: 2032 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 80 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2037 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL)
lola: time limit : 1563 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 5/1563

Time elapsed: 2042 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 10/1563

Time elapsed: 2047 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 15/1563

Time elapsed: 2052 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 20/1563

Time elapsed: 2057 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 25/1563

Time elapsed: 2062 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 30/1563

Time elapsed: 2067 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 35/1563

Time elapsed: 2072 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 40/1563

Time elapsed: 2077 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 45/1563

Time elapsed: 2082 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 50/1563

Time elapsed: 2087 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 55/1563

Time elapsed: 2092 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 60/1563

Time elapsed: 2097 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 65/1563

Time elapsed: 2102 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 70/1563

Time elapsed: 2107 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 75/1563

Time elapsed: 2112 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 80/1563

Time elapsed: 2117 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 85/1563

Time elapsed: 2122 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 90/1563

Time elapsed: 2127 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 95/1563

Time elapsed: 2132 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 100/1563

Time elapsed: 2137 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 105/1563

Time elapsed: 2142 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 110/1563

Time elapsed: 2147 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 115/1563

Time elapsed: 2152 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 120/1563

Time elapsed: 2157 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 125/1563

Time elapsed: 2162 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 130/1563

Time elapsed: 2167 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 135/1563

Time elapsed: 2172 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 140/1563

Time elapsed: 2177 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 145/1563

Time elapsed: 2182 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 150/1563

Time elapsed: 2187 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 155/1563

Time elapsed: 2192 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 160/1563

Time elapsed: 2197 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 165/1563

Time elapsed: 2202 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
62 CTL EXCL 170/1563

Time elapsed: 2207 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL)
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-14:

PENDING FORMULAS: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2212 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
HirschbergSinclair-PT-45-CTLFireability-00:
HirschbergSinclair-PT-45-CTLFireability-01:
HirschbergSinclair-PT-45-CTLFireability-02:
HirschbergSinclair-PT-45-CTLFireability-03:
HirschbergSinclair-PT-45-CTLFireability-04:
HirschbergSinclair-PT-45-CTLFireability-05:
HirschbergSinclair-PT-45-CTLFireability-06:
HirschbergSinclair-PT-45-CTLFireability-07:
HirschbergSinclair-PT-45-CTLFireability-08:
HirschbergSinclair-PT-45-CTLFireability-09:
HirschbergSinclair-PT-45-CTLFireability-10:
HirschbergSinclair-PT-45-CTLFireability-11:
HirschbergSinclair-PT-45-CTLFireability-12:
HirschbergSinclair-PT-45-CTLFireability-13:
HirschbergSinclair-PT-45-CTLFireability-14:
HirschbergSinclair-PT-45-CTLFireability-15:

Time elapsed: 2212 secs. Pages

========== file over 1MB has been
retrieve it from the run archives if needed
-167840345200490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ========================== examination is CTLFireability 0490 ========================== 02:14 CTLCardinality.txt 02:14 CTLCardinality.xml 02:13 CTLFireability.txt 02:13 CTLFireability.xml 16:15 LTLCardinality.txt 16:15 LTLCardinality.xml 16:15 LTLFireability.txt 16:15 LTLFireability.xml 02:15 ReachabilityCardinality.txt 02:15 ReachabilityCardinality.xml 02:15 ReachabilityFireability.txt 02:15 ReachabilityFireability.xml 16:15 UpperBounds.txt 16:15 UpperBounds.xml 18:22 equiv_col 18:22 instance 18:22 iscolored 18:22 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N ola/bin/ FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:253 rite.k:322 rite.k:334 rite.k:296 rite.k:253 rite.k:253 rite.k:96 rite.k:132 rite.k:183 rite.k:325 rite.k:334 rite.k:296 rite.k:253 rite.k:250 rite.k:322 rite.k:328 rite.k:322 rite.k:331 rite.k:296 rite.k:250 rite.k:250 rite.k:325 rite.k:337 rite.k:322 rite.k:334 rite.k:296 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:314 rite.k:322 rite.k:334 rite.k:322 rite.k:328 rite.k:299 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:334 rite.k:322 rite.k:331 rite.k:299 rite.k:550 rite.k:96 rite.k:117 rite.k:120 rite.k:325 rite.k:328 rite.k:317 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:400 rite.k:322 rite.k:328 rite.k:296 rite.k:253 rite.k:553 rite.k:553 rite.k:325 rite.k:328 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:322 rite.k:331 rite.k:325 rite.k:340 rite.k:299 rite.k:299 rite.k:325 rite.k:328 rite.k:296 rite.k:253 rite.k:317 rite.k:325 rite.k:328 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:322 rite.k:331 rite.k:299 rite.k:325 rite.k:328 rite.k:322 rite.k:334 rite.k:325 rite.k:334 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:337 rite.k:322 rite.k:334 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:250 rite.k:544 rite.k:457 rite.k:544 rite.k:96 rite.k:156 rite.k:150 rite.k:281 rite.k:122 rite.k:165 rite.k:147 rite.k:114 rite.k:322 rite.k:328 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:322 rite.k:331 rite.k:325 rite.k:328 rite.k:296 rite.k:475 rite.k:314 rite.k:296 rite.k:314 rite.k:296 rite.k:322 rite.k:328 rite.k:296 rite.k:96 rite.k:132 rite.k:121 rite.k:448 rite.k:325 rite.k:331 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:391 rite.k:322 rite.k:331 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:296 rite.k:325 rite.k:337 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:322 rite.k:331 rite.k:296 rite.k:322 rite.k:331 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:314 rite.k:325 rite.k:340 rite.k:299 rite.k:299 rite.k:317 rite.k:325 rite.k:331 rite.k:299 rite.k:322 rite.k:331 rite.k:299 rite.k:253 rite.k:317 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:317 rite.k:314 rite.k:322 rite.k:328 rite.k:296 rite.k:325 rite.k:328 rite.k:296 rite.k:322 rite.k:331 rite.k:296 rite.k:478 rite.k:325 rite.k:331 rite.k:296 rite.k:454 places removed for 18 HirschbergSinclair-PT-45-CTLFireability-06 rite.k:813 rite.k:813 rite.k:813 rite.k:811 rite.k:811 rite.k:809 rite.k:811 rite.k:812 rite.k:808 rite.k:809 rite.k:812 rite.k:814 rite.k:811 rite.k:808 rite.k:806 rite.k:809 rite.k:808 rite.k:809 rite.k:808 rite.k:814 rite.k:807 rite.k:815 rite.k:806 rite.k:807 rite.k:812 rite.k:813 rite.k:811 rite.k:812 rite.k:812 rite.k:811 rite.k:812 rite.k:811 rite.k:711 rite.k:810 rite.k:813 rite.k:813 rite.k:810 rite.k:808 rite.k:813 rite.k:809 rite.k:811 rite.k:815 rite.k:808 rite.k:808 rite.k:815 rite.k:814 rite.k:812 rite.k:807 rite.k:811 rite.k:809 rite.k:806 rite.k:812 rite.k:808 rite.k:807 rite.k:812 rite.k:809 rite.k:811 rite.k:811 rite.k:812 rite.k:808 rite.k:806 rite.k:811 rite.k:814 rite.k:812 rite.k:814 rite.k:812 rite.k:807 rite.k:809 rite.k:753 rite.k:788 rite.k:711 rite.k:711 rite.k:726 rite.k:788 for 64 HirschbergSinclair-PT-45-CTLFireability-12 for 64 HirschbergSinclair-PT-45-CTLFireability-12 for 64 HirschbergSinclair-PT-45-CTLFireability-12 for HirschbergSinclair-PT-45-CTLFireability-12 0.000000 1 rite.k:711 rite.k:810 rite.k:812 rite.k:809 for HirschbergSinclair-PT-45-CTLFireability-12 1 0.000000 0 for HirschbergSinclair-PT-45-CTLFireability-12 (obsolete) ecution/CTLFireability-89.sara. is non-deterministic rite.k:736 rite.k:696 rite.k:714 rite.k:749 rite.k:788 rite.k:811 rite.k:813 rite.k:809 rite.k:808 rite.k:806 rite.k:811 rite.k:811 rite.k:807 rite.k:812 rite.k:810 rite.k:806 rite.k:812 rite.k:814 for HirschbergSinclair-PT-45-CTLFireability-12 rite.k:714 rite.k:810 rite.k:811 rite.k:806 rite.k:807 rite.k:811 rite.k:808 rite.k:808 rite.k:807 rite.k:806 rite.k:812 rite.k:811 rite.k:813 rite.k:807 rite.k:807 rite.k:809 rite.k:808 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-45-CTLFireability-06 71934 m, 14386 m/sec, 510938 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-45-CTLFireability-06 166323 m, 18877 m/sec, 1263800 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-45-CTLFireability-06 253754 m, 17486 m/sec, 1977820 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-06 342553 m, 17759 m/sec, 2719758 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-06 428689 m, 17227 m/sec, 3467388 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-06 511598 m, 16581 m/sec, 4231613 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-06 593224 m, 16325 m/sec, 4993379 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-06 682158 m, 17786 m/sec, 5760067 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-06 767285 m, 17025 m/sec, 6535371 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-06 852702 m, 17083 m/sec, 7306402 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-06 934440 m, 16347 m/sec, 8075118 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-06 1016806 m, 16473 m/sec, 8842964 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-06 1093505 m, 15339 m/sec, 9614039 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-06 1169408 m, 15180 m/sec, 10381463 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-06 1243305 m, 14779 m/sec, 11149207 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-06 1327530 m, 16845 m/sec, 11883641 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-06 1409971 m, 16488 m/sec, 12626694 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-06 1491768 m, 16359 m/sec, 13369894 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-06 1570769 m, 15800 m/sec, 14125249 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-06 1653305 m, 16507 m/sec, 14885440 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-06 1728882 m, 15115 m/sec, 15649436 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-06 1803796 m, 14982 m/sec, 16408503 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 1876389 m, 14518 m/sec, 17166075 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 1957066 m, 16135 m/sec, 17931591 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 2033495 m, 15285 m/sec, 18703416 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 2109827 m, 15266 m/sec, 19471895 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-06 2183969 m, 14828 m/sec, 20237848 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-06 2259083 m, 15022 m/sec, 21003832 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-06 2329341 m, 14051 m/sec, 21772696 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-06 2397917 m, 13715 m/sec, 22538573 t fired, . in use: 10 for HirschbergSinclair-PT-45-CTLFireability-06 (local timeout) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 1 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 AXAG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 10 for 82 HirschbergSinclair-PT-45-CTLFireability-14 for 18 HirschbergSinclair-PT-45-CTLFireability-06 for HirschbergSinclair-PT-45-CTLFireability-14 664 663 0.000000 1 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/5 HirschbergSinclair-PT-45-CTLFireability-06 97128 m, -460157 m/sec, 698225 t fired, . in use: 12 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/5 HirschbergSinclair-PT-45-CTLFireability-06 188964 m, 18367 m/sec, 1449651 t fired, . in use: 12 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 HirschbergSinclair-PT-45-CTLFireability-06 278075 m, 17822 m/sec, 2193813 t fired, . in use: 12 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 HirschbergSinclair-PT-45-CTLFireability-06 368725 m, 18130 m/sec, 2937976 t fired, . in use: 12 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 HirschbergSinclair-PT-45-CTLFireability-06 451034 m, 16461 m/sec, 3686021 t fired, . in use: 12 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-45-CTLFireability-06 532517 m, 16296 m/sec, 4429049 t fired, . in use: 13 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-45-CTLFireability-06 612170 m, 15930 m/sec, 5170498 t fired, . in use: 13 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-45-CTLFireability-06 699610 m, 17488 m/sec, 5919476 t fired, . in use: 13 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-45-CTLFireability-06 783777 m, 16833 m/sec, 6674764 t fired, . in use: 13 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-45-CTLFireability-06 866099 m, 16464 m/sec, 7424496 t fired, . in use: 14 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-45-CTLFireability-06 943792 m, 15538 m/sec, 8173211 t fired, . in use: 14 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-45-CTLFireability-06 1025735 m, 16388 m/sec, 8922281 t fired, . in use: 14 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-45-CTLFireability-06 1099712 m, 14795 m/sec, 9672981 t fired, . in use: 15 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-45-CTLFireability-06 1173531 m, 14763 m/sec, 10421326 t fired, . in use: 15 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 1 0 7 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-45-CTLFireability-06 1245129 m, 14319 m/sec, 11167862 t fired, . in use: 15 for HirschbergSinclair-PT-45-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 15 for 85 HirschbergSinclair-PT-45-CTLFireability-15 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-15 291503 m, 58300 m/sec, 626442 t fired, . in use: 15 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-15 556725 m, 53044 m/sec, 1276730 t fired, . in use: 17 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-15 805896 m, 49834 m/sec, 1922547 t fired, . in use: 20 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-15 1078241 m, 54469 m/sec, 2569070 t fired, . in use: 23 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-15 1314550 m, 47261 m/sec, 3217025 t fired, . in use: 26 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-15 1549781 m, 47046 m/sec, 3862752 t fired, . in use: 29 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-15 1781030 m, 46249 m/sec, 4502176 t fired, . in use: 31 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-15 1985693 m, 40932 m/sec, 5140078 t fired, . in use: 33 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-15 2189146 m, 40690 m/sec, 5772549 t fired, . in use: 36 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-15 2391174 m, 40405 m/sec, 6408559 t fired, . in use: 38 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-15 2601999 m, 42165 m/sec, 7034500 t fired, . in use: 40 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-15 2851316 m, 49863 m/sec, 7668646 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 55 HirschbergSinclair-PT-45-CTLFireability-09 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-09 188925 m, 37785 m/sec, 634237 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-09 366887 m, 35592 m/sec, 1297694 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-09 527950 m, 32212 m/sec, 1960367 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-09 674087 m, 29227 m/sec, 2625194 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-09 808012 m, 26785 m/sec, 3298719 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-09 957846 m, 29966 m/sec, 3969840 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-09 1125836 m, 33598 m/sec, 4645765 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-09 1279800 m, 30792 m/sec, 5317857 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-09 1413077 m, 26655 m/sec, 5988118 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-09 1552252 m, 27835 m/sec, 6652706 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-09 1716341 m, 32817 m/sec, 7329525 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-09 1859036 m, 28539 m/sec, 8004947 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-09 2016530 m, 31498 m/sec, 8672078 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-09 2165943 m, 29882 m/sec, 9328611 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-09 2310118 m, 28835 m/sec, 9985106 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-09 2447281 m, 27432 m/sec, 10662149 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-09 2577404 m, 26024 m/sec, 11334275 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-09 2687940 m, 22107 m/sec, 12002890 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-09 2797680 m, 21948 m/sec, 12669082 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-09 2920646 m, 24593 m/sec, 13329021 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-09 3058183 m, 27507 m/sec, 13993161 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-09 3186583 m, 25680 m/sec, 14653401 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 48 HirschbergSinclair-PT-45-CTLFireability-08 for HirschbergSinclair-PT-45-CTLFireability-08 977 1940 0.000000 1 for 45 HirschbergSinclair-PT-45-CTLFireability-07 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-07 180151 m, 36030 m/sec, 592609 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-07 327070 m, 29383 m/sec, 1212845 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-07 466158 m, 27817 m/sec, 1825320 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-07 615342 m, 29836 m/sec, 2446813 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-07 750694 m, 27070 m/sec, 3055415 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-07 899841 m, 29829 m/sec, 3675794 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-07 1053313 m, 30694 m/sec, 4281077 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-07 1196393 m, 28616 m/sec, 4893942 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-07 1305248 m, 21771 m/sec, 5504249 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-07 1418657 m, 22681 m/sec, 6093215 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-07 1544305 m, 25129 m/sec, 6686436 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-07 1669220 m, 24983 m/sec, 7295486 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-07 1789657 m, 24087 m/sec, 7899171 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-07 1901602 m, 22389 m/sec, 8506545 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-07 2017719 m, 23223 m/sec, 9091557 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-07 2135461 m, 23548 m/sec, 9682326 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-07 2263045 m, 25516 m/sec, 10292460 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-07 2407699 m, 28930 m/sec, 10916897 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-07 2547476 m, 27955 m/sec, 11521039 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-07 2676338 m, 25772 m/sec, 12143420 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 6 0 0 7 0 1 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 18 HirschbergSinclair-PT-45-CTLFireability-06 for HirschbergSinclair-PT-45-CTLFireability-06 1 0.000000 1 for 18 HirschbergSinclair-PT-45-CTLFireability-06 for HirschbergSinclair-PT-45-CTLFireability-06 0.000000 1 for 18 HirschbergSinclair-PT-45-CTLFireability-06 for HirschbergSinclair-PT-45-CTLFireability-06 1 0.000000 1 for 18 HirschbergSinclair-PT-45-CTLFireability-06 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-06 147568 m, 29513 m/sec, 611133 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-06 293651 m, 29216 m/sec, 1272374 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-06 422791 m, 25828 m/sec, 1939509 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-06 556509 m, 26743 m/sec, 2601584 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-06 687992 m, 26296 m/sec, 3258624 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-06 827435 m, 27888 m/sec, 3921409 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-06 967776 m, 28068 m/sec, 4577271 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-06 1107322 m, 27909 m/sec, 5228028 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-06 1250949 m, 28725 m/sec, 5881599 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-06 1389702 m, 27750 m/sec, 6546237 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-06 1515492 m, 25158 m/sec, 7212343 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-06 1648328 m, 26567 m/sec, 7864823 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-06 1767812 m, 23896 m/sec, 8528512 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-06 1895719 m, 25581 m/sec, 9188672 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-06 1996248 m, 20105 m/sec, 9858684 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-06 2117175 m, 24185 m/sec, 10511438 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-06 2232707 m, 23106 m/sec, 11172613 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-06 2360164 m, 25491 m/sec, 11827303 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-06 2462953 m, 20557 m/sec, 12492072 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-06 2584982 m, 24405 m/sec, 13133727 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-06 2704364 m, 23876 m/sec, 13788548 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-06 2823947 m, 23916 m/sec, 14454243 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-06 2946361 m, 24482 m/sec, 15113783 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-06 3079661 m, 26660 m/sec, 15760302 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 10 0 1 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-06 3197591 m, 23586 m/sec, 16416082 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 15 HirschbergSinclair-PT-45-CTLFireability-05 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-05 174013 m, 34802 m/sec, 655468 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-05 346181 m, 34433 m/sec, 1360547 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-05 510173 m, 32798 m/sec, 2065996 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-05 651988 m, 28363 m/sec, 2764673 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-05 794706 m, 28543 m/sec, 3456995 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-05 935513 m, 28161 m/sec, 4158351 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-05 1086251 m, 30147 m/sec, 4866497 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-05 1235602 m, 29870 m/sec, 5563598 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-05 1379926 m, 28864 m/sec, 6269508 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-05 1504158 m, 24846 m/sec, 6973832 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-05 1627444 m, 24657 m/sec, 7674491 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-05 1739979 m, 22507 m/sec, 8380767 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-05 1843213 m, 20646 m/sec, 9079904 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-05 1950971 m, 21551 m/sec, 9773225 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-05 2059136 m, 21633 m/sec, 10456747 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-05 2164121 m, 20997 m/sec, 11149477 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-05 2266696 m, 20515 m/sec, 11832988 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-05 2378534 m, 22367 m/sec, 12545524 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-05 2485199 m, 21333 m/sec, 13233527 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-05 2617120 m, 26384 m/sec, 13924463 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-05 2758008 m, 28177 m/sec, 14602098 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-05 2894106 m, 27219 m/sec, 15277605 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-05 3031124 m, 27403 m/sec, 15958155 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-05 3149164 m, 23608 m/sec, 16632020 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-05 3266744 m, 23516 m/sec, 17300971 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-05 3381449 m, 22941 m/sec, 17950111 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-05 3500026 m, 23715 m/sec, 18637912 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-05 3624543 m, 24903 m/sec, 19324233 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-05 3747609 m, 24613 m/sec, 19995641 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-05 3889132 m, 28304 m/sec, 20688751 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-05 4032053 m, 28584 m/sec, 21389441 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 12 HirschbergSinclair-PT-45-CTLFireability-04 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-04 100243 m, 20048 m/sec, 557160 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-04 180807 m, 16112 m/sec, 1171737 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-04 254018 m, 14642 m/sec, 1741051 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-04 322278 m, 13652 m/sec, 2327512 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-04 384460 m, 12436 m/sec, 2917448 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-04 468933 m, 16894 m/sec, 3517593 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-04 547582 m, 15729 m/sec, 4100713 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-04 619967 m, 14477 m/sec, 4698779 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-04 698649 m, 15736 m/sec, 5297732 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-04 767901 m, 13850 m/sec, 5887007 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-04 831270 m, 12673 m/sec, 6472281 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-04 888469 m, 11439 m/sec, 7083796 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-04 955354 m, 13377 m/sec, 7650230 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-04 1017569 m, 12443 m/sec, 8236902 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-04 1072223 m, 10930 m/sec, 8833789 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-04 1124976 m, 10550 m/sec, 9402064 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-04 1182288 m, 11462 m/sec, 9986236 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-04 1234531 m, 10448 m/sec, 10551275 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-04 1284764 m, 10046 m/sec, 11131283 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-04 1341535 m, 11354 m/sec, 11738539 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-04 1411125 m, 13918 m/sec, 12327072 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-04 1472520 m, 12279 m/sec, 12914728 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-04 1533078 m, 12111 m/sec, 13495855 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-04 1597009 m, 12786 m/sec, 14072680 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-04 1655595 m, 11717 m/sec, 14636120 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-04 1710291 m, 10939 m/sec, 15234445 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-04 1789282 m, 15798 m/sec, 15830289 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-04 1859637 m, 14071 m/sec, 16425606 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-04 1924719 m, 13016 m/sec, 17002731 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-04 1984015 m, 11859 m/sec, 17599598 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-04 2048314 m, 12859 m/sec, 18192489 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-04 2112132 m, 12763 m/sec, 18764543 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-04 2167984 m, 11170 m/sec, 19357174 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-04 2224575 m, 11318 m/sec, 19937296 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-04 2279953 m, 11075 m/sec, 20521869 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-04 2330126 m, 10034 m/sec, 21068340 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-04 2381432 m, 10261 m/sec, 21629364 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-04 2430672 m, 9848 m/sec, 22226570 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-04 2498972 m, 13660 m/sec, 22821033 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-04 2562727 m, 12751 m/sec, 23393956 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-04 2623867 m, 12228 m/sec, 23984472 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-04 2687896 m, 12805 m/sec, 24566553 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-04 2745591 m, 11539 m/sec, 25125903 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-04 2801320 m, 11145 m/sec, 25708275 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-04 2859699 m, 11675 m/sec, 26314488 t fired, . in use: 42 VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-04 2916932 m, 11446 m/sec, 26927045 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-04 (local timeout) VALUE PRODUCED BY AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 9 HirschbergSinclair-PT-45-CTLFireability-03 for 12 HirschbergSinclair-PT-45-CTLFireability-04 for HirschbergSinclair-PT-45-CTLFireability-03 9004 9433 0.000000 1 VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 HirschbergSinclair-PT-45-CTLFireability-04 102869 m, -562812 m/sec, 575038 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 HirschbergSinclair-PT-45-CTLFireability-04 183533 m, 16132 m/sec, 1189335 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-45-CTLFireability-04 258969 m, 15087 m/sec, 1784248 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 HirschbergSinclair-PT-45-CTLFireability-04 327194 m, 13645 m/sec, 2369779 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 HirschbergSinclair-PT-45-CTLFireability-04 390030 m, 12567 m/sec, 2962239 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 6 HirschbergSinclair-PT-45-CTLFireability-02 for HirschbergSinclair-PT-45-CTLFireability-02 42065 63847 0.000000 1 for 3 HirschbergSinclair-PT-45-CTLFireability-01 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-01 153931 m, 30786 m/sec, 532474 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-01 314833 m, 32180 m/sec, 1179191 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-01 485227 m, 34078 m/sec, 1859464 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-01 638962 m, 30747 m/sec, 2530443 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-01 779858 m, 28179 m/sec, 3200463 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-01 927147 m, 29457 m/sec, 3867851 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-01 1056033 m, 25777 m/sec, 4519121 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-01 1189640 m, 26721 m/sec, 5194395 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-01 1335267 m, 29125 m/sec, 5864198 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-01 1476012 m, 28149 m/sec, 6523912 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-01 1618826 m, 28562 m/sec, 7204461 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-01 1737487 m, 23732 m/sec, 7878183 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-01 1859886 m, 24479 m/sec, 8543332 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-01 1979256 m, 23874 m/sec, 9221043 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-01 2088012 m, 21751 m/sec, 9893663 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-01 2187438 m, 19885 m/sec, 10560529 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-01 2289012 m, 20314 m/sec, 11224701 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-01 2402853 m, 22768 m/sec, 11888742 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-01 2503725 m, 20174 m/sec, 12535438 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-01 2610242 m, 21303 m/sec, 13200822 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-01 2706241 m, 19199 m/sec, 13853476 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-01 2812598 m, 21271 m/sec, 14528977 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-01 2914754 m, 20431 m/sec, 15184668 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-01 3028575 m, 22764 m/sec, 15840835 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-01 3174907 m, 29266 m/sec, 16489547 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-01 3311214 m, 27261 m/sec, 17139370 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-01 3445026 m, 26762 m/sec, 17791801 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-01 3577934 m, 26581 m/sec, 18441552 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-01 3694370 m, 23287 m/sec, 19079819 t fired, . in use: 42 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-01 3811005 m, 23327 m/sec, 19722363 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 0 HirschbergSinclair-PT-45-CTLFireability-00 for HirschbergSinclair-PT-45-CTLFireability-00 963 2889 0.000000 1 for 64 HirschbergSinclair-PT-45-CTLFireability-12 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 HirschbergSinclair-PT-45-CTLFireability-12 171930 m, 34386 m/sec, 800456 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-12 327526 m, 31119 m/sec, 1671385 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-12 467655 m, 28025 m/sec, 2542137 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-12 617158 m, 29900 m/sec, 3410103 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-12 751761 m, 26920 m/sec, 4273702 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-12 907844 m, 31216 m/sec, 5154988 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-12 1045445 m, 27520 m/sec, 6039952 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-12 1172309 m, 25372 m/sec, 6922372 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-12 1297057 m, 24949 m/sec, 7806151 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-12 1422027 m, 24994 m/sec, 8676014 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-12 1553566 m, 26307 m/sec, 9551729 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-12 1695535 m, 28393 m/sec, 10429557 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-12 1831179 m, 27128 m/sec, 11307416 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-12 1952769 m, 24318 m/sec, 12184991 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-12 2080916 m, 25629 m/sec, 13061232 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-12 2200980 m, 24012 m/sec, 13927976 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-12 2342092 m, 28222 m/sec, 14794765 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-12 2476136 m, 26808 m/sec, 15650788 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-12 2608521 m, 26477 m/sec, 16511370 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-12 2724687 m, 23233 m/sec, 17372044 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-12 2853946 m, 25851 m/sec, 18232286 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-12 2969201 m, 23051 m/sec, 19083377 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-12 3099464 m, 26052 m/sec, 19955895 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-12 3217803 m, 23667 m/sec, 20828007 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-12 3335270 m, 23493 m/sec, 21703217 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-12 3441063 m, 21158 m/sec, 22574744 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-12 3552209 m, 22229 m/sec, 23447828 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-12 3660687 m, 21695 m/sec, 24308872 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-12 3766897 m, 21242 m/sec, 25175034 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-12 3895988 m, 25818 m/sec, 26045184 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-12 4011886 m, 23179 m/sec, 26917059 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-12 4125255 m, 22673 m/sec, 27784161 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-12 4226804 m, 20309 m/sec, 28655344 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-12 4341286 m, 22896 m/sec, 29521527 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-12 4444884 m, 20719 m/sec, 30382703 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-12 4573848 m, 25792 m/sec, 31243904 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-12 4710692 m, 27368 m/sec, 32091858 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-12 4842048 m, 26271 m/sec, 32943943 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-12 4959206 m, 23431 m/sec, 33800473 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-12 5085881 m, 25335 m/sec, 34658061 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-12 5202686 m, 23361 m/sec, 35506779 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-12 5328539 m, 25170 m/sec, 36367692 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-12 5448345 m, 23961 m/sec, 37232701 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-12 5565090 m, 23349 m/sec, 38098484 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-12 5673425 m, 21667 m/sec, 38963996 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-12 5779451 m, 21205 m/sec, 39833793 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-12 5890265 m, 22162 m/sec, 40690062 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-12 5988532 m, 19653 m/sec, 41552666 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-12 6120224 m, 26338 m/sec, 42417659 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-12 6233777 m, 22710 m/sec, 43280809 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-12 6350850 m, 23414 m/sec, 44142404 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-12 6454404 m, 20710 m/sec, 45007009 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-12 6565349 m, 22189 m/sec, 45872244 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-12 6672284 m, 21387 m/sec, 46726255 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-12 6789561 m, 23455 m/sec, 47584786 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-12 6930410 m, 28169 m/sec, 48433199 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-12 7061552 m, 26228 m/sec, 49285522 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-12 7182029 m, 24095 m/sec, 50139867 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-12 7304942 m, 24582 m/sec, 50993484 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-12 7424507 m, 23913 m/sec, 51833626 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-12 7546245 m, 24347 m/sec, 52690044 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-12 7669751 m, 24701 m/sec, 53553472 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 7 0 0 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-12 7786064 m, 23262 m/sec, 54423355 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-12 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 48 HirschbergSinclair-PT-45-CTLFireability-08 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-08 324574 m, 64914 m/sec, 1061602 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-08 605481 m, 56181 m/sec, 2154243 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-08 873476 m, 53599 m/sec, 3250912 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-08 1106949 m, 46694 m/sec, 4343671 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-08 1334789 m, 45568 m/sec, 5428513 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-08 1603353 m, 53712 m/sec, 6520561 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-08 1834086 m, 46146 m/sec, 7597448 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-08 2062467 m, 45676 m/sec, 8676353 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-08 2284652 m, 44437 m/sec, 9771028 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-08 2474539 m, 37977 m/sec, 10854760 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-08 2675626 m, 40217 m/sec, 11937371 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-08 2927212 m, 50317 m/sec, 13024492 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-08 3156316 m, 45820 m/sec, 14100658 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-08 3378775 m, 44491 m/sec, 15145238 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-08 3599281 m, 44101 m/sec, 16206388 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-08 3796472 m, 39438 m/sec, 17266619 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-08 3989072 m, 38520 m/sec, 18317013 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-08 4231787 m, 48543 m/sec, 19392322 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-08 4475984 m, 48839 m/sec, 20476650 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-08 4710400 m, 46883 m/sec, 21548920 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-08 4941125 m, 46145 m/sec, 22639928 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-08 5146598 m, 41094 m/sec, 23723623 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-08 5349786 m, 40637 m/sec, 24799859 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-08 5570610 m, 44164 m/sec, 25884975 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-08 5782430 m, 42364 m/sec, 26960240 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-08 5978315 m, 39177 m/sec, 28031128 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-08 6178280 m, 39993 m/sec, 29108053 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-08 6369987 m, 38341 m/sec, 30196725 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-08 6536389 m, 33280 m/sec, 31271110 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-08 6716952 m, 36112 m/sec, 32348911 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-08 6926948 m, 41999 m/sec, 33414502 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 3 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-08 7131820 m, 40974 m/sec, 34461555 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 1 0 0 10 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 64 HirschbergSinclair-PT-45-CTLFireability-12 for HirschbergSinclair-PT-45-CTLFireability-12 0.000000 1 for 18 HirschbergSinclair-PT-45-CTLFireability-06 for HirschbergSinclair-PT-45-CTLFireability-06 1 1 0.000000 1 for 58 HirschbergSinclair-PT-45-CTLFireability-10 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-10 217570 m, 43514 m/sec, 1225168 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-10 428358 m, 42157 m/sec, 2510465 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-10 613777 m, 37083 m/sec, 3794035 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-10 808574 m, 38959 m/sec, 5074865 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-10 987218 m, 35728 m/sec, 6349144 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-10 1183509 m, 39258 m/sec, 7630591 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-10 1363667 m, 36031 m/sec, 8905451 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-10 1532485 m, 33763 m/sec, 10182306 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-10 1692756 m, 32054 m/sec, 11452293 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-10 1861500 m, 33748 m/sec, 12726047 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-10 2021959 m, 32091 m/sec, 13990853 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-10 2214758 m, 38559 m/sec, 15264222 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-10 2395526 m, 36153 m/sec, 16531176 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-10 2557480 m, 32390 m/sec, 17795626 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-10 2721880 m, 32880 m/sec, 19058138 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-10 2885548 m, 32733 m/sec, 20322145 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-10 3052675 m, 33425 m/sec, 21584711 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-10 3240008 m, 37466 m/sec, 22863116 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-10 3421180 m, 36234 m/sec, 24137183 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-10 3583768 m, 32517 m/sec, 25405436 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-10 3749942 m, 33234 m/sec, 26675664 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-10 3911345 m, 32280 m/sec, 27941765 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-10 4078167 m, 33364 m/sec, 29210837 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-10 4240455 m, 32457 m/sec, 30485888 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-10 4401976 m, 32304 m/sec, 31757732 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-10 4548820 m, 29368 m/sec, 33027628 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-10 4687679 m, 27771 m/sec, 34292087 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-10 4843535 m, 31171 m/sec, 35560042 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-10 4982727 m, 27838 m/sec, 36824555 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-10 5147289 m, 32912 m/sec, 38083923 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-10 5305783 m, 31698 m/sec, 39347387 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-10 5460131 m, 30869 m/sec, 40604474 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-10 5602289 m, 28431 m/sec, 41860086 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-10 5748458 m, 29233 m/sec, 43116341 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-10 5893233 m, 28955 m/sec, 44372137 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-10 6030863 m, 27526 m/sec, 45625420 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-10 6227171 m, 39261 m/sec, 46895995 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-10 6406015 m, 35768 m/sec, 48154000 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-10 6569410 m, 32679 m/sec, 49411694 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-10 6729395 m, 31997 m/sec, 50665146 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-10 6895043 m, 33129 m/sec, 51922542 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 79 HirschbergSinclair-PT-45-CTLFireability-13 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-13 305019 m, 61003 m/sec, 935757 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-13 551957 m, 49387 m/sec, 1897902 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-13 781393 m, 45887 m/sec, 2856517 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-13 984446 m, 40610 m/sec, 3797022 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-13 1232724 m, 49655 m/sec, 4751630 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-13 1486913 m, 50837 m/sec, 5697582 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-13 1695290 m, 41675 m/sec, 6626839 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-13 1962009 m, 53343 m/sec, 7586093 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-13 2199882 m, 47574 m/sec, 8542313 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-13 2395557 m, 39135 m/sec, 9476009 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-13 2612062 m, 43301 m/sec, 10418029 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-13 2810985 m, 39784 m/sec, 11361518 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-13 2986036 m, 35010 m/sec, 12285963 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-13 3148890 m, 32570 m/sec, 13204535 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-13 3364494 m, 43120 m/sec, 14136797 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-13 3568550 m, 40811 m/sec, 15077295 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-13 3778683 m, 42026 m/sec, 16014408 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 HirschbergSinclair-PT-45-CTLFireability-13 3995507 m, 43364 m/sec, 16949591 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-13 4171177 m, 35134 m/sec, 17860702 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-13 4356197 m, 37004 m/sec, 18782326 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-13 4588000 m, 46360 m/sec, 19731489 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 for 61 HirschbergSinclair-PT-45-CTLFireability-11 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 HirschbergSinclair-PT-45-CTLFireability-11 261010 m, 52202 m/sec, 1080068 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 HirschbergSinclair-PT-45-CTLFireability-11 483420 m, 44482 m/sec, 2202590 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 HirschbergSinclair-PT-45-CTLFireability-11 707764 m, 44868 m/sec, 3316417 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 HirschbergSinclair-PT-45-CTLFireability-11 908127 m, 40072 m/sec, 4413965 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 HirschbergSinclair-PT-45-CTLFireability-11 1092485 m, 36871 m/sec, 5532251 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 HirschbergSinclair-PT-45-CTLFireability-11 1295995 m, 40702 m/sec, 6644821 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 HirschbergSinclair-PT-45-CTLFireability-11 1495103 m, 39821 m/sec, 7734092 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 HirschbergSinclair-PT-45-CTLFireability-11 1676548 m, 36289 m/sec, 8827287 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 HirschbergSinclair-PT-45-CTLFireability-11 1874511 m, 39592 m/sec, 9923881 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 HirschbergSinclair-PT-45-CTLFireability-11 2076925 m, 40482 m/sec, 11028823 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 HirschbergSinclair-PT-45-CTLFireability-11 2266983 m, 38011 m/sec, 12148208 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 HirschbergSinclair-PT-45-CTLFireability-11 2453548 m, 37313 m/sec, 13256458 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 HirschbergSinclair-PT-45-CTLFireability-11 2630099 m, 35310 m/sec, 14357239 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-11 2799285 m, 33837 m/sec, 15467909 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 HirschbergSinclair-PT-45-CTLFireability-11 2949456 m, 30034 m/sec, 16577769 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 HirschbergSinclair-PT-45-CTLFireability-11 3132664 m, 36641 m/sec, 17670705 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 HirschbergSinclair-PT-45-CTLFireability-11 3299449 m, 33357 m/sec, 18747353 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 HirschbergSinclair-PT-45-CTLFireability-11 3455880 m, 31286 m/sec, 19837293 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 HirschbergSinclair-PT-45-CTLFireability-11 3622787 m, 33381 m/sec, 20923110 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 HirschbergSinclair-PT-45-CTLFireability-11 3834256 m, 42293 m/sec, 22027858 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 HirschbergSinclair-PT-45-CTLFireability-11 4026452 m, 38439 m/sec, 23135548 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-11 4202273 m, 35164 m/sec, 24235848 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 HirschbergSinclair-PT-45-CTLFireability-11 4382389 m, 36023 m/sec, 25330469 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 HirschbergSinclair-PT-45-CTLFireability-11 4552732 m, 34068 m/sec, 26426990 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 HirschbergSinclair-PT-45-CTLFireability-11 4706382 m, 30730 m/sec, 27528782 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 HirschbergSinclair-PT-45-CTLFireability-11 4881176 m, 34958 m/sec, 28621380 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 HirschbergSinclair-PT-45-CTLFireability-11 5047783 m, 33321 m/sec, 29693058 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-11 5211619 m, 32767 m/sec, 30773357 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 HirschbergSinclair-PT-45-CTLFireability-11 5354489 m, 28574 m/sec, 31846107 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 HirschbergSinclair-PT-45-CTLFireability-11 5573740 m, 43850 m/sec, 32970172 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-11 5774020 m, 40056 m/sec, 34075503 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 HirschbergSinclair-PT-45-CTLFireability-11 5944497 m, 34095 m/sec, 35179547 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 HirschbergSinclair-PT-45-CTLFireability-11 6133588 m, 37818 m/sec, 36276056 t fired, . in use: 42 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 HirschbergSinclair-PT-45-CTLFireability-11 6304042 m, 34090 m/sec, 37369268 t fired, . in use: 42 for HirschbergSinclair-PT-45-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL true CTL model checker AXAG false state space /EXEF IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 0 0 0 11 0 2 1 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 3 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 8 0 1 2 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 42 tasks 16 VALUE PRODUCED BY CTL true CTL model checker CTL unknown AGGR CTL false CTL model checker CTL true CTL model checker CTL unknown AGGR CTL unknown AGGR DISJ unknown DISJ CTL unknown AGGR CONJ unknown CONJ CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CONJ unknown CONJ CTL unknown AGGR AXAG false state space /EXEF CTL unknown AGGR in use: 42 truncated ======

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-45, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r198-smll-167840345200490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;