Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r198-smll-167840345100426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is HirschbergSinclair-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r198-smll-167840345100426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 628K
-rw-r--r-- 1 mcc users 12K Feb 26 02:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 02:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 02:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 02:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:14 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 02:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 26 02:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 02:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 02:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 157K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678610884175

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-05
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT HirschbergSinclair-PT-05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-05-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-05-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678611068179

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 HirschbergSinclair-PT-05-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for HirschbergSinclair-PT-05-CTLFireability-01
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 32 (type EXCL) for 31 HirschbergSinclair-PT-05-CTLFireability-09
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 32 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-09
lola: result : true
lola: markings : 65
lola: fired transitions : 192
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 HirschbergSinclair-PT-05-CTLFireability-12
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 57 (type FNDP) for 24 HirschbergSinclair-PT-05-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 24 HirschbergSinclair-PT-05-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 24 HirschbergSinclair-PT-05-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for HirschbergSinclair-PT-05-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type FNDP) for HirschbergSinclair-PT-05-CTLFireability-08
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-08 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 62 (type FNDP) for 37 HirschbergSinclair-PT-05-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 37 HirschbergSinclair-PT-05-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH) for 37 HirschbergSinclair-PT-05-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 62 (type FNDP) for HirschbergSinclair-PT-05-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-11 (obsolete)
lola: CANCELED task # 65 (type SRCH) for HirschbergSinclair-PT-05-CTLFireability-11 (obsolete)
lola: FINISHED task # 65 (type SRCH) for HirschbergSinclair-PT-05-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLFireability-58.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-63.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic


lola: FINISHED task # 58 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-08
lola: result : true
lola: FINISHED task # 63 (type EQUN) for HirschbergSinclair-PT-05-CTLFireability-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/276 2/32 HirschbergSinclair-PT-05-CTLFireability-12 368830 m, 73766 m/sec, 3086313 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/276 4/32 HirschbergSinclair-PT-05-CTLFireability-12 755799 m, 77393 m/sec, 6612345 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/276 6/32 HirschbergSinclair-PT-05-CTLFireability-12 1133247 m, 75489 m/sec, 10144856 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/276 7/32 HirschbergSinclair-PT-05-CTLFireability-12 1492480 m, 71846 m/sec, 13642540 t fired, .

Time elapsed: 20 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/276 8/32 HirschbergSinclair-PT-05-CTLFireability-12 1799149 m, 61333 m/sec, 16842256 t fired, .

Time elapsed: 25 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/276 10/32 HirschbergSinclair-PT-05-CTLFireability-12 2146597 m, 69489 m/sec, 20159372 t fired, .

Time elapsed: 30 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/276 11/32 HirschbergSinclair-PT-05-CTLFireability-12 2442703 m, 59221 m/sec, 23146364 t fired, .

Time elapsed: 35 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/276 13/32 HirschbergSinclair-PT-05-CTLFireability-12 2789521 m, 69363 m/sec, 26396925 t fired, .

Time elapsed: 40 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/276 14/32 HirschbergSinclair-PT-05-CTLFireability-12 3113602 m, 64816 m/sec, 29549643 t fired, .

Time elapsed: 45 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/276 15/32 HirschbergSinclair-PT-05-CTLFireability-12 3431904 m, 63660 m/sec, 32840207 t fired, .

Time elapsed: 50 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/276 17/32 HirschbergSinclair-PT-05-CTLFireability-12 3693813 m, 52381 m/sec, 35641549 t fired, .

Time elapsed: 55 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/276 18/32 HirschbergSinclair-PT-05-CTLFireability-12 4017119 m, 64661 m/sec, 38998397 t fired, .

Time elapsed: 60 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/276 19/32 HirschbergSinclair-PT-05-CTLFireability-12 4330676 m, 62711 m/sec, 42289608 t fired, .

Time elapsed: 65 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/276 21/32 HirschbergSinclair-PT-05-CTLFireability-12 4634181 m, 60701 m/sec, 45509049 t fired, .

Time elapsed: 70 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 75/276 22/32 HirschbergSinclair-PT-05-CTLFireability-12 4919248 m, 57013 m/sec, 48703793 t fired, .

Time elapsed: 75 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 80/276 23/32 HirschbergSinclair-PT-05-CTLFireability-12 5192753 m, 54701 m/sec, 51864609 t fired, .

Time elapsed: 80 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 85/276 24/32 HirschbergSinclair-PT-05-CTLFireability-12 5492693 m, 59988 m/sec, 55073016 t fired, .

Time elapsed: 85 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 90/276 26/32 HirschbergSinclair-PT-05-CTLFireability-12 5777199 m, 56901 m/sec, 58162121 t fired, .

Time elapsed: 90 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 95/276 27/32 HirschbergSinclair-PT-05-CTLFireability-12 6040951 m, 52750 m/sec, 61226540 t fired, .

Time elapsed: 95 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-12
lola: result : true
lola: markings : 6158095
lola: fired transitions : 62547422
lola: time used : 97.000000
lola: memory pages used : 27
lola: LAUNCH task # 54 (type EXCL) for 53 HirschbergSinclair-PT-05-CTLFireability-15
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-15
lola: result : false
lola: markings : 558
lola: fired transitions : 874
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 HirschbergSinclair-PT-05-CTLFireability-14
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-14
lola: result : true
lola: markings : 5644
lola: fired transitions : 14718
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-05-CTLFireability-13
lola: time limit : 350 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 3/350 2/32 HirschbergSinclair-PT-05-CTLFireability-13 449492 m, 89898 m/sec, 1559792 t fired, .

Time elapsed: 100 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 8/350 6/32 HirschbergSinclair-PT-05-CTLFireability-13 1222479 m, 154597 m/sec, 4795799 t fired, .

Time elapsed: 105 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 13/350 9/32 HirschbergSinclair-PT-05-CTLFireability-13 1904944 m, 136493 m/sec, 7967910 t fired, .

Time elapsed: 110 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 18/350 12/32 HirschbergSinclair-PT-05-CTLFireability-13 2657676 m, 150546 m/sec, 11075368 t fired, .

Time elapsed: 115 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 23/350 15/32 HirschbergSinclair-PT-05-CTLFireability-13 3263379 m, 121140 m/sec, 13918244 t fired, .

Time elapsed: 120 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 28/350 17/32 HirschbergSinclair-PT-05-CTLFireability-13 3876422 m, 122608 m/sec, 16951225 t fired, .

Time elapsed: 125 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 33/350 20/32 HirschbergSinclair-PT-05-CTLFireability-13 4467398 m, 118195 m/sec, 19963243 t fired, .

Time elapsed: 130 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 38/350 21/32 HirschbergSinclair-PT-05-CTLFireability-13 4807678 m, 68056 m/sec, 23359078 t fired, .

Time elapsed: 135 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 43/350 22/32 HirschbergSinclair-PT-05-CTLFireability-13 4897351 m, 17934 m/sec, 26913717 t fired, .

Time elapsed: 140 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 48/350 22/32 HirschbergSinclair-PT-05-CTLFireability-13 4994819 m, 19493 m/sec, 30614469 t fired, .

Time elapsed: 145 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 53/350 23/32 HirschbergSinclair-PT-05-CTLFireability-13 5094141 m, 19864 m/sec, 34272849 t fired, .

Time elapsed: 150 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1
HirschbergSinclair-PT-05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 58/350 23/32 HirschbergSinclair-PT-05-CTLFireability-13 5197393 m, 20650 m/sec, 37908245 t fired, .

Time elapsed: 155 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 48 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-13
lola: result : false
lola: markings : 5285902
lola: fired transitions : 40956661
lola: time used : 62.000000
lola: memory pages used : 23
lola: LAUNCH task # 22 (type EXCL) for 21 HirschbergSinclair-PT-05-CTLFireability-07
lola: time limit : 382 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-07
lola: result : true
lola: markings : 50
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 HirschbergSinclair-PT-05-CTLFireability-02
lola: time limit : 430 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-06: AGEF 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-11: DISJ 0 1 0 0 5 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 1/430 1/32 HirschbergSinclair-PT-05-CTLFireability-02 130644 m, 26128 m/sec, 468645 t fired, .

Time elapsed: 160 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-02
lola: result : true
lola: markings : 359347
lola: fired transitions : 1406351
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-05-CTLFireability-00
lola: time limit : 491 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-00
lola: result : false
lola: markings : 298340
lola: fired transitions : 1382215
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 40 (type EXCL) for 37 HirschbergSinclair-PT-05-CTLFireability-11
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-11
lola: result : false
lola: markings : 94200
lola: fired transitions : 362424
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 HirschbergSinclair-PT-05-CTLFireability-06
lola: time limit : 687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-06
lola: result : false
lola: markings : 52
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 HirschbergSinclair-PT-05-CTLFireability-10
lola: time limit : 859 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-10
lola: result : true
lola: markings : 101223
lola: fired transitions : 488450
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 HirschbergSinclair-PT-05-CTLFireability-03
lola: time limit : 1145 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-00: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-06: AGEF false tscc_search
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-11: DISJ false DISJ
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/1145 1/32 HirschbergSinclair-PT-05-CTLFireability-03 66841 m, 13368 m/sec, 518106 t fired, .

Time elapsed: 165 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-00: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-06: AGEF false tscc_search
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-11: DISJ false DISJ
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/1145 3/32 HirschbergSinclair-PT-05-CTLFireability-03 546604 m, 95952 m/sec, 4836002 t fired, .

Time elapsed: 170 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-00: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-06: AGEF false tscc_search
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-11: DISJ false DISJ
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/1145 5/32 HirschbergSinclair-PT-05-CTLFireability-03 990422 m, 88763 m/sec, 9108793 t fired, .

Time elapsed: 175 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-03
lola: result : false
lola: markings : 1197018
lola: fired transitions : 11307914
lola: time used : 13.000000
lola: memory pages used : 6
lola: LAUNCH task # 13 (type EXCL) for 12 HirschbergSinclair-PT-05-CTLFireability-04
lola: time limit : 1711 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-00: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-06: AGEF false tscc_search
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-11: DISJ false DISJ
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/1711 2/32 HirschbergSinclair-PT-05-CTLFireability-04 298177 m, 59635 m/sec, 2235124 t fired, .

Time elapsed: 180 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-04
lola: result : false
lola: markings : 684146
lola: fired transitions : 5538774
lola: time used : 7.000000
lola: memory pages used : 3
lola: LAUNCH task # 16 (type EXCL) for 15 HirschbergSinclair-PT-05-CTLFireability-05
lola: time limit : 3416 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for HirschbergSinclair-PT-05-CTLFireability-05
lola: result : false
lola: markings : 78
lola: fired transitions : 158
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-05-CTLFireability-00: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-01: INITIAL false preprocessing
HirschbergSinclair-PT-05-CTLFireability-02: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-05: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-06: AGEF false tscc_search
HirschbergSinclair-PT-05-CTLFireability-07: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-08: CONJ false findpath
HirschbergSinclair-PT-05-CTLFireability-09: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-11: DISJ false DISJ
HirschbergSinclair-PT-05-CTLFireability-12: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-13: CTL false CTL model checker
HirschbergSinclair-PT-05-CTLFireability-14: CTL true CTL model checker
HirschbergSinclair-PT-05-CTLFireability-15: CTL false CTL model checker


Time elapsed: 184 secs. Pages in use: 27

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r198-smll-167840345100426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-05.tgz
mv HirschbergSinclair-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;