Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r197-smll-167840343900228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool itstools
Input is GlobalResAllocation-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r197-smll-167840343900228
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 272M
-rw-r--r-- 1 mcc users 35K Feb 25 19:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 179K Feb 25 19:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 19:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 35M Feb 25 19:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 29M Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 60K Feb 26 00:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 276K Feb 26 00:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 27M Feb 26 00:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109M Feb 26 00:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.9K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-00
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-01
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-02
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-03
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-04
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-05
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-06
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-07
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-08
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-09
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-10
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-11
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-12
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-13
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-14
FORMULA_NAME GlobalResAllocation-PT-05-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678508934535

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=itstools
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-PT-05
Not applying reductions.
Model is PT
LTLFireability PT
Running Version 202303021504
[2023-03-11 04:28:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -its, -ltsmin, -greatspnpath, /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2023-03-11 04:28:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 04:29:00] [INFO ] Load time of PNML (sax parser for PT used): 2311 ms
[2023-03-11 04:29:00] [INFO ] Transformed 75 places.
[2023-03-11 04:29:00] [INFO ] Transformed 56105 transitions.
[2023-03-11 04:29:00] [INFO ] Parsed PT model containing 75 places and 56105 transitions and 492760 arcs in 2684 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 902 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 3900 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 46425 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 225 identical enabling conditions.
[2023-03-11 04:29:01] [INFO ] Reduced 225 identical enabling conditions.
Ensure Unique test removed 50775 transitions
Reduce redundant transitions removed 50775 transitions.
FORMULA GlobalResAllocation-PT-05-LTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GlobalResAllocation-PT-05-LTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 75 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 5330/5330 transitions.
Reduce isomorphic (modulo) transitions removed 100 transitions.
Iterating post reduction 0 with 100 rules applied. Total rules applied 100 place count 75 transition count 5280
Applied a total of 100 rules in 278 ms. Remains 75 /75 variables (removed 0) and now considering 5280/5330 (removed 50) transitions.
// Phase 1: matrix 5280 rows 75 cols
[2023-03-11 04:29:04] [INFO ] Computed 20 place invariants in 178 ms
[2023-03-11 04:29:07] [INFO ] Dead Transitions using invariants and state equation in 3942 ms found 3075 transitions.
Found 3075 dead transitions using SMT.
Drop transitions removed 3075 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 3075 transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 04:29:07] [INFO ] Computed 20 place invariants in 41 ms
[2023-03-11 04:29:07] [INFO ] Implicit Places using invariants in 90 ms returned []
[2023-03-11 04:29:07] [INFO ] Invariant cache hit.
[2023-03-11 04:29:08] [INFO ] Implicit Places using invariants and state equation in 634 ms returned []
Implicit Place search using SMT with State Equation took 728 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 75/75 places, 2205/5330 transitions.
Applied a total of 0 rules in 16 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5021 ms. Remains : 75/75 places, 2205/5330 transitions.
Support contains 75 out of 75 places after structural reductions.
[2023-03-11 04:29:10] [INFO ] Flatten gal took : 626 ms
[2023-03-11 04:29:13] [INFO ] Flatten gal took : 654 ms
[2023-03-11 04:29:16] [INFO ] Input system was already deterministic with 2205 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 755 ms. (steps per millisecond=13 ) properties (out of 17) seen :16
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-11 04:29:17] [INFO ] Invariant cache hit.
[2023-03-11 04:29:17] [INFO ] [Real]Absence check using 11 positive place invariants in 4 ms returned sat
[2023-03-11 04:29:17] [INFO ] [Real]Absence check using 11 positive and 9 generalized place invariants in 4 ms returned sat
[2023-03-11 04:29:17] [INFO ] After 65ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-02 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
FORMULA GlobalResAllocation-PT-05-LTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(G(p0))&&F(p1))))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 10 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:29:18] [INFO ] Invariant cache hit.
[2023-03-11 04:29:19] [INFO ] Dead Transitions using invariants and state equation in 1505 ms found 0 transitions.
[2023-03-11 04:29:19] [INFO ] Invariant cache hit.
[2023-03-11 04:29:20] [INFO ] Implicit Places using invariants in 36 ms returned []
[2023-03-11 04:29:20] [INFO ] Invariant cache hit.
[2023-03-11 04:29:20] [INFO ] Implicit Places using invariants and state equation in 572 ms returned []
Implicit Place search using SMT with State Equation took 610 ms to find 0 implicit places.
[2023-03-11 04:29:20] [INFO ] Invariant cache hit.
[2023-03-11 04:29:21] [INFO ] Dead Transitions using invariants and state equation in 1381 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3509 ms. Remains : 75/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 371 ms :[(NOT p0), (OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true, (OR (NOT p1) (NOT p0))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 3}], [{ cond=p1, acceptance={} source=1 dest: 0}, { cond=(NOT p1), acceptance={} source=1 dest: 2}], [{ cond=(AND p1 p0), acceptance={0} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 2}, { cond=(NOT p0), acceptance={0} source=2 dest: 3}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 1}]], initial=4, aps=[p0:(AND (OR (LT s62 1) (LT s65 1)) (OR (LT s47 1) (LT s62 1)) (OR (LT s32 1) (LT s61 1)) (OR (LT s23 1) (LT s71 1)) (OR (LT s52 1) (LT s71 1)) (OR (LT s27...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 5 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-00 finished in 4019 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 151 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:29:22] [INFO ] Invariant cache hit.
[2023-03-11 04:29:24] [INFO ] Dead Transitions using invariants and state equation in 1767 ms found 0 transitions.
[2023-03-11 04:29:24] [INFO ] Invariant cache hit.
[2023-03-11 04:29:24] [INFO ] Implicit Places using invariants in 39 ms returned []
[2023-03-11 04:29:24] [INFO ] Invariant cache hit.
[2023-03-11 04:29:24] [INFO ] Implicit Places using invariants and state equation in 549 ms returned []
Implicit Place search using SMT with State Equation took 594 ms to find 0 implicit places.
[2023-03-11 04:29:25] [INFO ] Redundant transitions in 942 ms returned [1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584]
Found 225 redundant transitions using SMT.
Drop transitions removed 225 transitions
Redundant transitions reduction (with SMT) removed 225 transitions.
// Phase 1: matrix 1980 rows 75 cols
[2023-03-11 04:29:25] [INFO ] Computed 20 place invariants in 31 ms
[2023-03-11 04:29:27] [INFO ] Dead Transitions using invariants and state equation in 1078 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 75/75 places, 1980/2205 transitions.
Applied a total of 0 rules in 61 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 4628 ms. Remains : 75/75 places, 1980/2205 transitions.
Stuttering acceptance computed with spot in 134 ms :[(AND (NOT p2) (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=p2, acceptance={} source=0 dest: 0}, { cond=(NOT p2), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p2:(AND (OR (AND (GEQ s4 1) (GEQ s7 3) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s9 1) (GEQ s11 2) (GEQ s14 1)) (AND (GEQ s2 1) (GEQ s7 1) (GEQ s8 1) (GEQ s9 1) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 173 reset in 2751 ms.
Product exploration explored 100000 steps with 168 reset in 2221 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 8 factoid took 435 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 115 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 489 steps, including 0 resets, run visited all 2 properties in 17 ms. (steps per millisecond=28 )
Knowledge obtained : [(AND (NOT p2) (NOT p0) p1), (X p2), (X (NOT (AND (NOT p2) (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p2) (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X p2)), (X (X (NOT p2))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 8 factoid took 610 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 139 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 167 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 47 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-11 04:31:13] [INFO ] Invariant cache hit.
[2023-03-11 04:31:14] [INFO ] Dead Transitions using invariants and state equation in 1157 ms found 0 transitions.
[2023-03-11 04:31:14] [INFO ] Invariant cache hit.
[2023-03-11 04:31:14] [INFO ] Implicit Places using invariants in 39 ms returned []
[2023-03-11 04:31:14] [INFO ] Invariant cache hit.
[2023-03-11 04:31:15] [INFO ] Implicit Places using invariants and state equation in 486 ms returned []
Implicit Place search using SMT with State Equation took 527 ms to find 0 implicit places.
[2023-03-11 04:31:15] [INFO ] Redundant transitions in 92 ms returned []
[2023-03-11 04:31:15] [INFO ] Invariant cache hit.
[2023-03-11 04:31:16] [INFO ] Dead Transitions using invariants and state equation in 943 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 2779 ms. Remains : 75/75 places, 1980/1980 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
Knowledge based reduction with 4 factoid took 198 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 122 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 101 steps, including 0 resets, run visited all 2 properties in 8 ms. (steps per millisecond=12 )
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), true, (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(X (X (AND p0 (NOT p1)))), (X (X (NOT (AND p0 (NOT p1))))), (F (AND (NOT p0) (NOT p1))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 4 factoid took 246 ms. Reduced automaton from 3 states, 5 edges and 2 AP (stutter insensitive) to 3 states, 5 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 107 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 109 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 111 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 176 reset in 2088 ms.
Product exploration explored 100000 steps with 153 reset in 2104 ms.
Built C files in :
/tmp/ltsmin916306020731569850
[2023-03-11 04:31:24] [INFO ] Too many transitions (1980) to apply POR reductions. Disabling POR matrices.
[2023-03-11 04:31:24] [INFO ] Built C files in 66ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin916306020731569850
Running compilation step : cd /tmp/ltsmin916306020731569850;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin916306020731569850;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin916306020731569850;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
at fr.lip6.move.gal.application.runner.ltsmin.LTSminRunner$1.run(LTSminRunner.java:92)
at java.base/java.lang.Thread.run(Thread.java:833)
Support contains 70 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 1980/1980 transitions.
Applied a total of 0 rules in 33 ms. Remains 75 /75 variables (removed 0) and now considering 1980/1980 (removed 0) transitions.
[2023-03-11 04:31:27] [INFO ] Invariant cache hit.
[2023-03-11 04:31:28] [INFO ] Dead Transitions using invariants and state equation in 921 ms found 0 transitions.
[2023-03-11 04:31:28] [INFO ] Invariant cache hit.
[2023-03-11 04:31:28] [INFO ] Implicit Places using invariants in 34 ms returned []
[2023-03-11 04:31:28] [INFO ] Invariant cache hit.
[2023-03-11 04:31:29] [INFO ] Implicit Places using invariants and state equation in 623 ms returned []
Implicit Place search using SMT with State Equation took 663 ms to find 0 implicit places.
[2023-03-11 04:31:29] [INFO ] Redundant transitions in 90 ms returned []
[2023-03-11 04:31:29] [INFO ] Invariant cache hit.
[2023-03-11 04:31:30] [INFO ] Dead Transitions using invariants and state equation in 967 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 2689 ms. Remains : 75/75 places, 1980/1980 transitions.
Built C files in :
/tmp/ltsmin12472280610374325010
[2023-03-11 04:31:30] [INFO ] Too many transitions (1980) to apply POR reductions. Disabling POR matrices.
[2023-03-11 04:31:30] [INFO ] Built C files in 52ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin12472280610374325010
Running compilation step : cd /tmp/ltsmin12472280610374325010;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin12472280610374325010;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin12472280610374325010;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
at fr.lip6.move.gal.application.runner.ltsmin.LTSminRunner$1.run(LTSminRunner.java:92)
at java.base/java.lang.Thread.run(Thread.java:833)
[2023-03-11 04:31:34] [INFO ] Flatten gal took : 160 ms
[2023-03-11 04:31:34] [INFO ] Flatten gal took : 163 ms
[2023-03-11 04:31:34] [INFO ] Time to serialize gal into /tmp/LTL16127651693707431463.gal : 54 ms
[2023-03-11 04:31:34] [INFO ] Time to serialize properties into /tmp/LTL8061454106184768354.prop : 33 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL16127651693707431463.gal' '-t' 'CGAL' '-hoa' '/tmp/aut4830839409519460412.hoa' '-atoms' '/tmp/LTL8061454106184768354.prop' '-c' '-stutter-deadlock' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...318
Loading property file /tmp/LTL8061454106184768354.prop.
Loaded 2 atomic propositions.
Checking formula 0 provided in automaton : /tmp/aut4830839409519460412.hoa
Detected timeout of ITS tools.
[2023-03-11 04:31:50] [INFO ] Flatten gal took : 239 ms
[2023-03-11 04:31:50] [INFO ] Flatten gal took : 378 ms
[2023-03-11 04:31:50] [INFO ] Time to serialize gal into /tmp/LTL3592431532849058120.gal : 24 ms
[2023-03-11 04:31:50] [INFO ] Time to serialize properties into /tmp/LTL3733957271254526993.ltl : 94 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL3592431532849058120.gal' '-t' 'CGAL' '-LTL' '/tmp/LTL3733957271254526993.ltl' '-c' '-stutter-deadlock' '--gen-order' 'FOLLOW'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...275
Read 1 LTL properties
Checking formula 0 : !(((F(G(("(((((((pr_in_2>=1)&&(in_critical_s_2_10>=1))||((in_critical_s_2_7>=1)&&(pr_in_2>=1)))||(((in_critical_s_1_4>=1)&&(pr_in_1>=1...589462
Formula 0 simplified : F!"((((((((((((((((Processes_5>=1)&&(Resources_3>=3))&&(Resources_6>=1))||(((Processes_5>=1)&&(Resources_5>=1))&&((Resources_7>=2)&&...589449
Detected timeout of ITS tools.
[2023-03-11 04:32:06] [INFO ] Flatten gal took : 231 ms
[2023-03-11 04:32:06] [INFO ] Applying decomposition
[2023-03-11 04:32:06] [INFO ] Flatten gal took : 228 ms
Converted graph to binary with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202303021504/bin/convert-linux64' '-i' '/tmp/graph5173530124414783318.txt' '-o' '/tmp/graph5173530124414783318.bin' '-w' '/tmp/graph5173530124414783318.weights'
Built communities with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202303021504/bin/louvain-linux64' '/tmp/graph5173530124414783318.bin' '-l' '-1' '-v' '-w' '/tmp/graph5173530124414783318.weights' '-q' '0' '-e' '0.001'
[2023-03-11 04:32:07] [INFO ] Decomposing Gal with order
[2023-03-11 04:32:07] [INFO ] Rewriting arrays to variables to allow decomposition.
[2023-03-11 04:32:08] [INFO ] Removed a total of 8145 redundant transitions.
[2023-03-11 04:32:08] [INFO ] Flatten gal took : 807 ms
[2023-03-11 04:32:09] [INFO ] Fuse similar labels procedure discarded/fused a total of 62 labels/synchronizations in 81 ms.
[2023-03-11 04:32:09] [INFO ] Time to serialize gal into /tmp/LTL5274800160690999148.gal : 21 ms
[2023-03-11 04:32:09] [INFO ] Time to serialize properties into /tmp/LTL4311635770075289756.ltl : 54 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTL5274800160690999148.gal' '-t' 'CGAL' '-LTL' '/tmp/LTL4311635770075289756.ltl' '-c' '-stutter-deadlock'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...254
Read 1 LTL properties
Checking formula 0 : !(((F(G(("(((((((i9.u1.pr_in_2>=1)&&(i9.u13.in_critical_s_2_10>=1))||((u10.in_critical_s_2_7>=1)&&(i9.u1.pr_in_2>=1)))||(((u0.in_criti...729534
Formula 0 simplified : F!"((((((((((((((((i7.u3.Processes_5>=1)&&(u5.Resources_3>=3))&&(u7.Resources_6>=1))||(((i7.u3.Processes_5>=1)&&(u6.Resources_5>=1))...729521
Detected timeout of ITS tools.
Built C files in :
/tmp/ltsmin7936599058198026213
[2023-03-11 04:32:24] [INFO ] Built C files in 98ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin7936599058198026213
Running compilation step : cd /tmp/ltsmin7936599058198026213;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin7936599058198026213;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
java.lang.RuntimeException: Compilation or link of executable timed out.java.util.concurrent.TimeoutException: Subprocess running cd /tmp/ltsmin7936599058198026213;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '3' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c' killed by timeout after 3 SECONDS
at fr.lip6.move.gal.application.runner.ltsmin.LTSminRunner$1.run(LTSminRunner.java:92)
at java.base/java.lang.Thread.run(Thread.java:833)
Treatment of property GlobalResAllocation-PT-05-LTLFireability-01 finished in 185234 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 14 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 04:32:27] [INFO ] Computed 20 place invariants in 24 ms
[2023-03-11 04:32:28] [INFO ] Dead Transitions using invariants and state equation in 1069 ms found 0 transitions.
[2023-03-11 04:32:28] [INFO ] Invariant cache hit.
[2023-03-11 04:32:29] [INFO ] Implicit Places using invariants in 331 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 343 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 11 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1441 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 88 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (AND (GEQ s4 1) (GEQ s8 1)) (AND (GEQ s4 1) (GEQ s10 1)) (AND (GEQ s4 1) (GEQ s6 1)) (AND (GEQ s0 1) (GEQ s5 1)) (AND (GEQ s0 1) (GEQ s7 1)) (AND (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 5 steps with 0 reset in 2 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-03 finished in 1552 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 20 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 94 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:32:29] [INFO ] Invariant cache hit.
[2023-03-11 04:32:30] [INFO ] Dead Transitions using invariants and state equation in 1063 ms found 0 transitions.
[2023-03-11 04:32:30] [INFO ] Invariant cache hit.
[2023-03-11 04:32:30] [INFO ] Implicit Places using invariants in 260 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 265 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 65 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1493 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 44 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (OR (GEQ s66 4) (GEQ s65 4) (GEQ s67 4) (GEQ s69 4) (GEQ s68 4)) (OR (AND (GEQ s0 1) (GEQ s9 1) (GEQ s13 1)) (AND (GEQ s1 1) (GEQ s6 1) (GEQ s13 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 4200 ms.
Stack based approach found an accepted trace after 54 steps with 0 reset with depth 55 and stack size 53 in 4 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-04 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-04 finished in 5772 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(p0)||F(G(p1))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 73 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:32:35] [INFO ] Invariant cache hit.
[2023-03-11 04:32:36] [INFO ] Dead Transitions using invariants and state equation in 1142 ms found 0 transitions.
[2023-03-11 04:32:36] [INFO ] Invariant cache hit.
[2023-03-11 04:32:36] [INFO ] Implicit Places using invariants in 247 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 252 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 58 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1528 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 82 ms :[(AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s4 1) (LT s5 1) (LT s12 2)) (OR (LT s4 1) (LT s6 1) (LT s7 1) (LT s9 1)) (OR (LT s4 1) (LT s5 2) (LT s13 1)) (OR (LT s4 1) (LT s6 1) (LT s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration timeout after 32000 steps with 0 reset in 10002 ms.
Stack based approach found an accepted trace after 31 steps with 0 reset with depth 32 and stack size 32 in 10 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-05 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-05 finished in 11723 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 71 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:32:46] [INFO ] Invariant cache hit.
[2023-03-11 04:32:48] [INFO ] Dead Transitions using invariants and state equation in 1467 ms found 0 transitions.
[2023-03-11 04:32:48] [INFO ] Invariant cache hit.
[2023-03-11 04:32:48] [INFO ] Implicit Places using invariants in 237 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 242 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 56 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1838 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 75 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration timeout after 54830 steps with 8167 reset in 10001 ms.
Stack based approach found an accepted trace after 10554 steps with 1587 reset with depth 7 and stack size 7 in 2029 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-06 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-06 finished in 13961 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((G(F(p0))||F((X(G(X(!p0))) U p1)))))'
Support contains 15 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 70 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:33:00] [INFO ] Invariant cache hit.
[2023-03-11 04:33:01] [INFO ] Dead Transitions using invariants and state equation in 1006 ms found 0 transitions.
[2023-03-11 04:33:01] [INFO ] Invariant cache hit.
[2023-03-11 04:33:01] [INFO ] Implicit Places using invariants in 247 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 253 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 56 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1388 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 80 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s9 1) (LT s13 1)) (OR (LT s1 1) (LT s6 1) (LT s13 1)) (OR (LT s2 1) (LT s8 1) (LT s10 1)) (OR (LT s1 1) (LT s11 2)) (OR (LT s1 1...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 3425 ms.
Product exploration explored 100000 steps with 0 reset in 3569 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 117 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 2 states, 3 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 75 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 512 ms. (steps per millisecond=19 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 572 ms. (steps per millisecond=17 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 203286 steps, run timeout after 3001 ms. (steps per millisecond=67 ) properties seen :{}
Probabilistic random walk after 203286 steps, saw 159050 distinct states, run finished after 3003 ms. (steps per millisecond=67 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2205 rows 70 cols
[2023-03-11 04:33:17] [INFO ] Computed 15 place invariants in 12 ms
[2023-03-11 04:33:17] [INFO ] After 34ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Found 1 invariant AP formulas.
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (G (NOT (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(G (NOT (AND (NOT p0) (NOT p1))))
Knowledge based reduction with 4 factoid took 99 ms. Reduced automaton from 2 states, 3 edges and 2 AP (stutter insensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA GlobalResAllocation-PT-05-LTLFireability-07 TRUE TECHNIQUES KNOWLEDGE
Treatment of property GlobalResAllocation-PT-05-LTLFireability-07 finished in 17255 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 75 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 340 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
// Phase 1: matrix 2205 rows 75 cols
[2023-03-11 04:33:18] [INFO ] Computed 20 place invariants in 32 ms
[2023-03-11 04:33:19] [INFO ] Dead Transitions using invariants and state equation in 1304 ms found 0 transitions.
[2023-03-11 04:33:19] [INFO ] Invariant cache hit.
[2023-03-11 04:33:20] [INFO ] Implicit Places using invariants in 538 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 543 ms to find 5 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 333 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2524 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LT s66 4)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 2433 ms.
Stack based approach found an accepted trace after 38 steps with 0 reset with depth 39 and stack size 39 in 2 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-08 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-08 finished in 5018 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 3 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 7 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:33:22] [INFO ] Invariant cache hit.
[2023-03-11 04:33:24] [INFO ] Dead Transitions using invariants and state equation in 1104 ms found 0 transitions.
[2023-03-11 04:33:24] [INFO ] Invariant cache hit.
[2023-03-11 04:33:24] [INFO ] Implicit Places using invariants in 597 ms returned [61, 63, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 603 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 11 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1731 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 92 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s25 1) (LT s53 1) (LT s61 2))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 529 steps with 0 reset in 15 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-09 finished in 1858 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((!p0||X(F(p1))) U (G((!p0||X(F(p1))))||((!p0||X(F(p1)))&&X(!p1)))))'
Support contains 4 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 7 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:33:24] [INFO ] Invariant cache hit.
[2023-03-11 04:33:26] [INFO ] Dead Transitions using invariants and state equation in 1294 ms found 0 transitions.
[2023-03-11 04:33:26] [INFO ] Invariant cache hit.
[2023-03-11 04:33:26] [INFO ] Implicit Places using invariants in 596 ms returned [61, 62, 64, 71]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 600 ms to find 4 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 6 ms. Remains 71 /71 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1914 ms. Remains : 71/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 127 ms :[(AND p0 (NOT p1)), (NOT p1), false]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 p1), acceptance={} source=2 dest: 1}, { cond=p1, acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s18 1) (GEQ s61 1)), p1:(AND (GEQ s1 1) (GEQ s9 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration timeout after 32890 steps with 9193 reset in 10006 ms.
Stack based approach found an accepted trace after 745 steps with 227 reset with depth 63 and stack size 63 in 239 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-11 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-11 finished in 12312 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X(X(X(F(p1))))))'
Support contains 8 out of 75 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 75/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 5 ms. Remains 75 /75 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
[2023-03-11 04:33:37] [INFO ] Invariant cache hit.
[2023-03-11 04:33:38] [INFO ] Dead Transitions using invariants and state equation in 1444 ms found 0 transitions.
[2023-03-11 04:33:38] [INFO ] Invariant cache hit.
[2023-03-11 04:33:38] [INFO ] Implicit Places using invariants in 370 ms returned [61, 62, 63, 64, 71]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 378 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 70/75 places, 2205/2205 transitions.
Applied a total of 0 rules in 4 ms. Remains 70 /70 variables (removed 0) and now considering 2205/2205 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1836 ms. Remains : 70/75 places, 2205/2205 transitions.
Stuttering acceptance computed with spot in 223 ms :[(OR (NOT p1) (NOT p0)), (NOT p0), (NOT p1), (NOT p1), (NOT p1)]
Running random walk in product with property : GlobalResAllocation-PT-05-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(GEQ s67 4), p1:(AND (GEQ s1 1) (GEQ s6 1) (GEQ s8 1) (GEQ s13 1) (GEQ s1 1) (GEQ s9 1) (GEQ s11 1) (GEQ s14 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 1111 reset in 3419 ms.
Stack based approach found an accepted trace after 30 steps with 0 reset with depth 31 and stack size 31 in 2 ms.
FORMULA GlobalResAllocation-PT-05-LTLFireability-15 FALSE TECHNIQUES STACK_TEST
Treatment of property GlobalResAllocation-PT-05-LTLFireability-15 finished in 5499 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(G((F(p1)||p0)))||G(p2)))'
[2023-03-11 04:33:43] [INFO ] Flatten gal took : 272 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/tmp/ltsmin6324952646821130956
[2023-03-11 04:33:43] [INFO ] Too many transitions (2205) to apply POR reductions. Disabling POR matrices.
[2023-03-11 04:33:43] [INFO ] Built C files in 119ms conformant to PINS (ltsmin variant)in folder :/tmp/ltsmin6324952646821130956
Running compilation step : cd /tmp/ltsmin6324952646821130956;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/limit_time.pl' '720' 'gcc' '-c' '-I/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/include/' '-I.' '-std=c99' '-fPIC' '-O0' 'model.c'
[2023-03-11 04:33:43] [INFO ] Applying decomposition
[2023-03-11 04:33:43] [INFO ] Flatten gal took : 215 ms
Converted graph to binary with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202303021504/bin/convert-linux64' '-i' '/tmp/graph8570572515140365780.txt' '-o' '/tmp/graph8570572515140365780.bin' '-w' '/tmp/graph8570572515140365780.weights'
Built communities with : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202303021504/bin/louvain-linux64' '/tmp/graph8570572515140365780.bin' '-l' '-1' '-v' '-w' '/tmp/graph8570572515140365780.weights' '-q' '0' '-e' '0.001'
[2023-03-11 04:33:44] [INFO ] Decomposing Gal with order
[2023-03-11 04:33:44] [INFO ] Rewriting arrays to variables to allow decomposition.
[2023-03-11 04:33:44] [INFO ] Removed a total of 8990 redundant transitions.
[2023-03-11 04:33:44] [INFO ] Flatten gal took : 411 ms
[2023-03-11 04:33:45] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 29 ms.
[2023-03-11 04:33:45] [INFO ] Time to serialize gal into /tmp/LTLFireability10518218492900551605.gal : 17 ms
[2023-03-11 04:33:45] [INFO ] Time to serialize properties into /tmp/LTLFireability2890332949727309220.ltl : 88 ms
Invoking ITS tools like this :cd /home/mcc/execution;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64' '--gc-threshold' '2000000' '-i' '/tmp/LTLFireability10518218492900551605.gal' '-t' 'CGAL' '-LTL' '/tmp/LTLFireability2890332949727309220.ltl' '-c' '-stutter-deadlock'

its-ltl command run as :

/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202303021504/bin/its-ltl-linux64 --gc-threshold 2000000 -i /tmp/L...277
Read 1 LTL properties
Checking formula 0 : !(((F(G(("(((((((i7.u12.pr_in_2>=1)&&(i9.u9.in_critical_s_2_10>=1))||((i7.u7.in_critical_s_2_7>=1)&&(i7.u12.pr_in_2>=1)))||(((i8.u4.in...740466
Formula 0 simplified : F!"((((((((((((((((i2.u0.Processes_5>=1)&&(i2.u3.Resources_3>=3))&&(u6.Resources_6>=1))||(((i2.u0.Processes_5>=1)&&(u5.Resources_5>=...740453
Compilation finished in 17064 ms.
Running link step : cd /tmp/ltsmin6324952646821130956;'gcc' '-shared' '-o' 'gal.so' 'model.o'
Link finished in 70 ms.
Running LTSmin : cd /tmp/ltsmin6324952646821130956;'/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.move.gal.ltsmin.binaries_1.0.0.202303021504/bin/pins2lts-mc-linux64' './gal.so' '--threads=8' '-p' '--pins-guards' '--when' '--ltl' '(<>([]((<>((LTLAPp1==true))||(LTLAPp0==true))))||[]((LTLAPp2==true)))' '--buchi-type=spotba'
Reverse transition relation is exact ! Faster fixpoint algorithm enabled.
3 unique states visited
0 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
33398 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,334.229,2262960,1,0,4.06821e+06,2267,21862,2.62667e+06,314,19803,3898866
no accepting run found
Formula 0 is TRUE no accepting run found.
FORMULA GlobalResAllocation-PT-05-LTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
ITS tools runner thread asked to quit. Dying gracefully.
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.
Total runtime 1032271 ms.

BK_STOP 1678509971002

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
+ BINDIR=/home/mcc/BenchKit/bin//../itstools/bin//../
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit/bin//../itstools/bin//..//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../itstools/bin//..//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -its -ltsmin -greatspnpath /home/mcc/BenchKit/bin//../itstools/bin//..//greatspn/ -order META -manyOrder -smt -timeout 3600

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool itstools"
echo " Input is GlobalResAllocation-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r197-smll-167840343900228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;