Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r193-smll-167840340300178.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marcie
Input is GlobalResAllocation-COL-06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 1
Run identifier is r193-smll-167840340300178
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 9.3K Feb 25 16:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 16:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 16:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 25 16:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 16:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 25 16:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 16:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 16:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 28K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-00
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-01
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-02
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-03
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-04
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-05
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-06
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-07
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-08
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-09
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-10
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-11
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-12
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-13
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-14
FORMULA_NAME GlobalResAllocation-COL-06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678513679398

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marcie
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-COL-06
Not applying reductions.
Model is COL
CTLFireability COL
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Unfolding complete |P|=102|T|=136662|A|=1349364
Time for unfolding: 0m 9.075sec

Net: GlobalResAllocation_COL_06
(NrP: 102 NrTr: 136662 NrArc: 1226388)

parse formulas
formulas created successfully
place and transition orderings generation:0m10.708sec

net check time: 0m 0.199sec

init dd package: 0m 3.273sec

TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393916 kB
MemFree: 7975256 kB
After kill :
MemTotal: 16393916 kB
MemFree: 16181640 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 1.810sec

688 965 1123 1297 1452 1559 1665 1793 1934 2013 2132 2234 2307 2370 2438 2509 2597 2681 2773 2875 2936 2997 3077 3180 3250 3312 3362 3417 3463 3508 3550 3595 3651 3705 3761 3832 3899 3949 4028 5093 5740 6139 6449 6632 6740 7419 7821 8087 8273 8554 8885 9093 9213 9446 9581 9700 9844 9962 10049 10614 10937 11177 11344 11482 11573 11927 12153 12320 12413 12625 12768 12875 13014 13104 13201 13282 13334 13583 13814 13951 14039 14118 14280 14396 14464 14552 14655 14726 14806 14869 14927 15054 15155 15218 15296 15381 15440 15496 15548 15594 15651 15715 15767 15829 15883 15925 15974 16009 16038 16071 16178 16270 16294 16357 16395 16412 16451 16469 16498 16519 16551 16560 16577 16593 16617 16630 16645 21809 21243 21026 20575 20469 19849 19598 19553 19477 19256 18749 21744 21775 22223 24131 24329 24359 24392 24407 24428 24449 24472 24508 24542 24609 24720 24809 24875 25299 26036 26974 27509 27759 27843 27871 27899 27914 27932 27946 27967 27986 28005 28026 28047 28064 28090 28108 28119 28138 28159 28177 28198 28218 28237 28257 28276 28294 28314 28332 28348 28378 28414 28445 28481 28512 28546 28579 28610 28639 28679 28721 28777 28888 28992 29096 29200 29301 29367 29424 29481 29538 29573 30206 30618 30926 31282 31590 31719 31970 32553 32449 32399 32348 32316 32250 32220 32205 32180 32147 32090 32051 32437 32367 32324 32266 32218 32194 32158 32108 32061 32444 32373 32325 32274 32223 32206 32172 32117 32061 32415 32352 32305 32259 32210 32196 32170 32123 32061 32431 32360 32309 32263 32208 32195 32166 32115 32059 32354 32286 32257 32197 32185 32166 32133 32077 32389 32284 32236 32187 32172 32144 32107 32057 32334 32265 32187 32167 32120 32055 32349 32288 32267 32212 32186 32169 32141 32094 32055 32355 32292 32270 32208 32189 32173 32141 32088 32048 32355 32290 32268 32203 32184 32168 32135 32079 32052 32364 32295 32224 32189 32149 32096 32071 32360 32296 32236 32202 32172 32114 32086 32390 32324 32255 32222 32185 32133 32098 32316 32280 32222 32202 32167 32104 32375 32291 32223 32202 32165 32108 32369 32284 32219 32172 32110 32379 32318 32263 32230 32200 32159 32123 32392 32333 32276 32243 32213 32164 32131 32407 32346 32286 32253 32222 32177 32134 32411 32355 32296 32264 32233 32181 32133 32422 32358 32294 32261 32230 32173 32132 32346 32307 32252 32236 32206 32150 32396 32313 32246 32228 32196 32132 32377 32303 32240 32198 32128 32381 32326 32276 32243 32218 32173 32128 32387 32331 32281 32247 32218 32176 32122 32388 32330 32277 32243 32217 32168 32115 32376 32320 32264 32233 32212 32155 32114 32299 32275 32224 32211 32183 32132 32347 32279 32218 32204 32173 32114 32332 32271 32211 32175 32110 32336 32288 32241 32215 32193 32155 32110 32338 32291 32245 32218 32197 32151 32106 32341 32292 32243 32216 32194 32145 32101 32288 32260 32209 32194 32159 32100 32331 32266 32205 32189 32156 32098 32320 32253 32198 32153 32094 32321 32272 32217 32198 32175 32128 32091 32323 32273 32218 32199 32172 32127 32089 32330 32278 32220 32201 32173 32125 32088 32215 32178 32157 32126 32086 32226 32171 32132 32084 32246 32215 32179 32164 32131 32084 32256 32234 32186 32173 32146 32101 32300 32248 32204 32179 32158 32125 32076 32215 32148 32074 32234 32173 32161 32138 32102 32311 32229 32171 32159 32132 32074 32288 32228 32173 32158 32130 32074 32234 32179 32152 32105 32319 32223 32163 32136 32066 32273 32212 32158 32122 32060 32264 32221 32176 32157 32134 32093 32058 32249 32217 32163 32152 32128 32073 32300 32232 32210 32156 32144 32115 32064 32057 32065 32075 32086 32095 32104 32118 32121 32129 32134 32143 32147 32150 32156 32162 32161 32159 32154 32151 32149 32146 32146 32141 32141 32137 32132 32125 32122 32119 32116 32114 32109 32107 32103 32099 32098 32096 32091 32091 32089 32084 32078 32076 32076 32073 32069 32069 32062 32058 32055 34258 36493 37856 38262 38696 40641 41819 42182 43027 44722 45184 46248 46772 47145 48050 48523 49288 49804 50331 50482 50978 52609 54489 54847 55177 56600 57484 58162 59031 59369 59660 60381 60786 61461 61892 62054 62286 62621 63920 64803 65160 66045 66391 66698 67287 67863 68231 68586 68748 68974 69743 70282 70657 71573 72050 72673 73133 73857 74004 74498 75056 75430 75778 76306 76586 76723 77054 77351 77879 78471 78755 79230 79403 79685 80160 80292 80544 82474 83473 83841 84183 85375 86088 86476 87169 87671 88000 88651 89038 89468 89609 89993 90372 90523 90887 91687 92598 92972 93380 94218 94600 94975 95522 95757 96169 96538 96946 97127 97391 97757 98554 98944 99391 100406 101154 101888 102338 103246 103407 103775 104489 105006 105481 105856 106321 106661 106812 107257 107464 108049 108963 109134 109506 110224 110389 110757 111473 111618 111971 112710 113749 114121 114462 114938 115479 115804 116383 116751 116894 117249 117593 117890 117954 118172 118455 119260 119420 119751 120413 120804 121233 121375 121761 122137 122284 122448 122791 123293 123631 123792 124136 124437 124598 124815 124958 125233 125629 126003 126073 126311 126654 126827 126901 127261 127472 127596 127744 128621 129007 129184 129790 130179 130358 130732 131138 131369 131546 131807 132003 132549 132960 133177 133552 134019 134252 134428 134726 134946 135280 136031 136651 136818 137187 137617 137995 138131 138427 139140 139279 139339 140007 140395 140574 140926 141151 141524 141685 141758 142117 142428 142665 143076 143178 143321 143704 143871 144044 144118 144498 144731 144797 145025 145342 145685 145996 146230 146510 146568 146875 147602 147677 148022 148098 148444 148502 148830 149117 149329 149458 149757 149878 150099 150222 150342 150550 150916 151024 151398 151609 151848 152000 152297 152343 152464 152516 152647 152653 152760 152817 152899 152939 153014 153019 153090 153124 153220 153266 153316 153360 153445 153496 153625 153630 153735 153791 153890 153895 153990 154036 154104 154159 154265 154270 154375 154431 154438 154440 154545 215801 213946 212681 209861 209509 207601 203403 203294 202864 201452 198609 190665 192617 194707 196479 197009 197215 197547 197293 198421 197873 196723 196729 196827 196197 195023

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marcie"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marcie"
echo " Input is GlobalResAllocation-COL-06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 1"
echo " Run identifier is r193-smll-167840340300178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-06.tgz
mv GlobalResAllocation-COL-06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;