Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r190-tall-167838875400218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool gold2022
Input is FMS-PT-50000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r190-tall-167838875400218
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 7.0K Feb 25 19:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 19:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 19:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 19:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
-rw-r--r-- 1 mcc users 11K Feb 25 19:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Feb 25 19:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 19:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-50000-CTLFireability-00
FORMULA_NAME FMS-PT-50000-CTLFireability-01
FORMULA_NAME FMS-PT-50000-CTLFireability-02
FORMULA_NAME FMS-PT-50000-CTLFireability-03
FORMULA_NAME FMS-PT-50000-CTLFireability-04
FORMULA_NAME FMS-PT-50000-CTLFireability-05
FORMULA_NAME FMS-PT-50000-CTLFireability-06
FORMULA_NAME FMS-PT-50000-CTLFireability-07
FORMULA_NAME FMS-PT-50000-CTLFireability-08
FORMULA_NAME FMS-PT-50000-CTLFireability-09
FORMULA_NAME FMS-PT-50000-CTLFireability-10
FORMULA_NAME FMS-PT-50000-CTLFireability-11
FORMULA_NAME FMS-PT-50000-CTLFireability-12
FORMULA_NAME FMS-PT-50000-CTLFireability-13
FORMULA_NAME FMS-PT-50000-CTLFireability-14
FORMULA_NAME FMS-PT-50000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678614693417

gold2022
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> gold2022 --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh
MF=/home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
No solution found
Command terminated by signal 9
@@@66.42,6568660@@@
Command terminated by signal 9
@@@116.72,8020644@@@
Command terminated by signal 9
@@@239.93,15762884@@@


Time left: 3289
------------------- QUERY 2 ----------------------
No solution found



Time left: 2987
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@77.07,6269140@@@
Command terminated by signal 9
@@@134.65,8015288@@@
Command terminated by signal 9
@@@295.45,15753352@@@


Time left: 2686
------------------- QUERY 4 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.125502 on verification
@@@0.13,64500@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 4 -n

FORMULA FMS-PT-50000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2686
------------------- QUERY 5 ----------------------
No solution found
Command terminated by signal 9
@@@61.47,8287712@@@
Command terminated by signal 9
@@@132.22,12365460@@@


Time left: 2384
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.060917 on verification
@@@0.06,59260@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 6 -n

FORMULA FMS-PT-50000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2384
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@52.32,6680124@@@
Command terminated by signal 9
@@@95.52,9014724@@@
Command terminated by signal 9
@@@221.99,15361288@@@


Time left: 2082
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 22.8626 on verification
@@@22.96,2226136@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 8 -n

FORMULA FMS-PT-50000-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2059
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 25.0575 on verification
@@@25.14,2510760@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 9 -n

FORMULA FMS-PT-50000-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2033
------------------- QUERY 10 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.054278 on verification
@@@0.06,59168@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 10 -n

FORMULA FMS-PT-50000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2033
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.053718 on verification
@@@0.05,59136@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 11 -n

FORMULA FMS-PT-50000-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2033
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.04946 on verification
@@@0.06,59296@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 12 -n

FORMULA FMS-PT-50000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2033
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@87.45,9904996@@@
Command terminated by signal 9
@@@268.12,13556836@@@


Time left: 1731
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@104.81,9340436@@@


Time left: 1429
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 1.65941 on verification
@@@1.66,110308@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 15 -n

FORMULA FMS-PT-50000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1427
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.898175 on verification
@@@0.90,96176@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.zl0iWshmC7 /home/mcc/BenchKit/bin/tmp/tmp.VZwmus9SQh --binary-query-io 1 -x 16 -n

FORMULA FMS-PT-50000-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 1426
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 7 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 1426
------------------- QUERY 1 ----------------------
Running query 1 for 598 seconds. Remaining: 7 queries and 1426 seconds
No solution found
Command terminated by signal 9
@@@102.02,9440816@@@
Command terminated by signal 9
@@@252.67,16145092@@@


Time left: 1173
------------------- QUERY 2 ----------------------
Running query 2 for 598 seconds. Remaining: 6 queries and 1173 seconds
No solution found



Time left: 572
------------------- QUERY 3 ----------------------
Time left: 572
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (7 in total)
Each query is verified by 4 parallel strategies for 81 seconds
------------------- QUERY 1 ----------------------
No solution found
Command terminated by signal 9
@@@37.52,4139344@@@
Command terminated by signal 9
@@@53.29,5434264@@@


Time left: 488
------------------- QUERY 2 ----------------------
No solution found



Time left: 404
------------------- QUERY 3 ----------------------
No solution found
Command terminated by signal 9
@@@55.07,4969912@@@


Time left: 320
------------------- QUERY 5 ----------------------
No solution found
Command terminated by signal 9
@@@25.19,4125016@@@
Command terminated by signal 9
@@@34.09,5520484@@@
Command terminated by signal 9
@@@52.46,8145884@@@


Time left: 237
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@26.87,4104776@@@
Command terminated by signal 9
@@@36.15,5448292@@@
Command terminated by signal 9
@@@54.34,8230056@@@


Time left: 152
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@34.26,4161564@@@
Command terminated by signal 9
@@@48.30,5543860@@@
Command terminated by signal 9
@@@72.92,8131340@@@


Time left: 68
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@35.66,4115036@@@
Command terminated by signal 9
@@@49.96,5502920@@@


Time left: -3
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1678618286085

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-50000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="gold2022"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool gold2022"
echo " Input is FMS-PT-50000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r190-tall-167838875400218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-50000.tgz
mv FMS-PT-50000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;