Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r169-tall-167838855400090.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is Echo-PT-d03r05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r169-tall-167838855400090
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.6K Feb 25 14:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 25 14:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 14:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 25 14:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Feb 25 14:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 14:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Feb 25 14:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 716K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r05-CTLFireability-00
FORMULA_NAME Echo-PT-d03r05-CTLFireability-01
FORMULA_NAME Echo-PT-d03r05-CTLFireability-02
FORMULA_NAME Echo-PT-d03r05-CTLFireability-03
FORMULA_NAME Echo-PT-d03r05-CTLFireability-04
FORMULA_NAME Echo-PT-d03r05-CTLFireability-05
FORMULA_NAME Echo-PT-d03r05-CTLFireability-06
FORMULA_NAME Echo-PT-d03r05-CTLFireability-07
FORMULA_NAME Echo-PT-d03r05-CTLFireability-08
FORMULA_NAME Echo-PT-d03r05-CTLFireability-09
FORMULA_NAME Echo-PT-d03r05-CTLFireability-10
FORMULA_NAME Echo-PT-d03r05-CTLFireability-11
FORMULA_NAME Echo-PT-d03r05-CTLFireability-12
FORMULA_NAME Echo-PT-d03r05-CTLFireability-13
FORMULA_NAME Echo-PT-d03r05-CTLFireability-14
FORMULA_NAME Echo-PT-d03r05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678478787482

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d03r05
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-10 20:06:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 20:06:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 20:06:29] [INFO ] Load time of PNML (sax parser for PT used): 136 ms
[2023-03-10 20:06:29] [INFO ] Transformed 1445 places.
[2023-03-10 20:06:29] [INFO ] Transformed 1190 transitions.
[2023-03-10 20:06:29] [INFO ] Found NUPN structural information;
[2023-03-10 20:06:29] [INFO ] Parsed PT model containing 1445 places and 1190 transitions and 8260 arcs in 221 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 275 out of 1445 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1445/1445 places, 1190/1190 transitions.
Reduce places removed 125 places and 0 transitions.
Iterating post reduction 0 with 125 rules applied. Total rules applied 125 place count 1320 transition count 1190
Applied a total of 125 rules in 110 ms. Remains 1320 /1445 variables (removed 125) and now considering 1190/1190 (removed 0) transitions.
// Phase 1: matrix 1190 rows 1320 cols
[2023-03-10 20:06:31] [INFO ] Computed 600 place invariants in 1875 ms
[2023-03-10 20:06:33] [INFO ] Implicit Places using invariants in 3368 ms returned []
[2023-03-10 20:06:33] [INFO ] Invariant cache hit.
[2023-03-10 20:09:13] [INFO ] Performed 0/1320 implicitness test of which 0 returned IMPLICIT in 157 seconds.
[2023-03-10 20:09:13] [INFO ] Timeout of Implicit test with SMT after 157 seconds.
[2023-03-10 20:09:13] [INFO ] Implicit Places using invariants and state equation in 160033 ms returned []
Implicit Place search using SMT with State Equation took 163430 ms to find 0 implicit places.
[2023-03-10 20:09:13] [INFO ] Invariant cache hit.
[2023-03-10 20:09:21] [INFO ] Dead Transitions using invariants and state equation in 8329 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1320/1445 places, 1190/1190 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 171872 ms. Remains : 1320/1445 places, 1190/1190 transitions.
Support contains 275 out of 1320 places after structural reductions.
[2023-03-10 20:09:21] [INFO ] Flatten gal took : 192 ms
[2023-03-10 20:09:21] [INFO ] Flatten gal took : 111 ms
[2023-03-10 20:09:22] [INFO ] Input system was already deterministic with 1190 transitions.
Incomplete random walk after 10000 steps, including 39 resets, run finished after 499 ms. (steps per millisecond=20 ) properties (out of 65) seen :64
Finished Best-First random walk after 2444 steps, including 0 resets, run visited all 1 properties in 21 ms. (steps per millisecond=116 )
[2023-03-10 20:09:22] [INFO ] Flatten gal took : 72 ms
[2023-03-10 20:09:22] [INFO ] Flatten gal took : 69 ms
[2023-03-10 20:09:23] [INFO ] Input system was already deterministic with 1190 transitions.
Computed a total of 1320 stabilizing places and 1190 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1320 transition count 1190
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 3 formulas.
FORMULA Echo-PT-d03r05-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d03r05-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 53 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 73 ms
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 67 ms
[2023-03-10 20:09:23] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 30 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 64 ms
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 58 ms
[2023-03-10 20:09:23] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.14 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Applied a total of 1 rules in 111 ms. Remains 1313 /1320 variables (removed 7) and now considering 1189/1190 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 113 ms. Remains : 1313/1320 places, 1189/1190 transitions.
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 59 ms
[2023-03-10 20:09:23] [INFO ] Flatten gal took : 56 ms
[2023-03-10 20:09:24] [INFO ] Input system was already deterministic with 1189 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 24 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 53 ms
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 62 ms
[2023-03-10 20:09:24] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 21 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 53 ms
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 52 ms
[2023-03-10 20:09:24] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 20 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 51 ms
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 53 ms
[2023-03-10 20:09:24] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.9 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 63 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 1312/1320 places, 1188/1190 transitions.
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 51 ms
[2023-03-10 20:09:24] [INFO ] Flatten gal took : 54 ms
[2023-03-10 20:09:25] [INFO ] Input system was already deterministic with 1188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 20 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 50 ms
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 52 ms
[2023-03-10 20:09:25] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 19 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 49 ms
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 54 ms
[2023-03-10 20:09:25] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 21 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 51 ms
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 64 ms
[2023-03-10 20:09:25] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.5 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 49 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 1312/1320 places, 1188/1190 transitions.
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 48 ms
[2023-03-10 20:09:25] [INFO ] Flatten gal took : 52 ms
[2023-03-10 20:09:26] [INFO ] Input system was already deterministic with 1188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Applied a total of 0 rules in 19 ms. Remains 1320 /1320 variables (removed 0) and now considering 1190/1190 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 1320/1320 places, 1190/1190 transitions.
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 50 ms
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 52 ms
[2023-03-10 20:09:26] [INFO ] Input system was already deterministic with 1190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1320/1320 places, 1190/1190 transitions.
Graph (complete) has 4723 edges and 1320 vertex of which 1313 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.5 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 42 ms. Remains 1312 /1320 variables (removed 8) and now considering 1188/1190 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 43 ms. Remains : 1312/1320 places, 1188/1190 transitions.
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 47 ms
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 50 ms
[2023-03-10 20:09:26] [INFO ] Input system was already deterministic with 1188 transitions.
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 50 ms
[2023-03-10 20:09:26] [INFO ] Flatten gal took : 50 ms
[2023-03-10 20:09:26] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-10 20:09:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1320 places, 1190 transitions and 7665 arcs took 9 ms.
Total runtime 177485 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/466/ctl_0_ --ctl=/tmp/466/ctl_1_ --ctl=/tmp/466/ctl_2_ --ctl=/tmp/466/ctl_3_ --ctl=/tmp/466/ctl_4_ --ctl=/tmp/466/ctl_5_ --ctl=/tmp/466/ctl_6_ --ctl=/tmp/466/ctl_7_ --ctl=/tmp/466/ctl_8_ --ctl=/tmp/466/ctl_9_ --ctl=/tmp/466/ctl_10_ --ctl=/tmp/466/ctl_11_ --ctl=/tmp/466/ctl_12_ --mu-par --mu-opt
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9068008 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16099756 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is Echo-PT-d03r05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r169-tall-167838855400090"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r05.tgz
mv Echo-PT-d03r05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;