Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r168-tall-167838854700546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsmin
Input is FlexibleBarrier-PT-16b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r168-tall-167838854700546
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 5.6K Feb 25 12:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 53K Feb 25 12:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 12:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 12:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 25 12:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 25 12:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 25 12:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 12:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 945K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-16b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678540616016

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsmin
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FlexibleBarrier-PT-16b
Not applying reductions.
Model is PT
CTLFireability PT
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/372/ctl_0_ --ctl=/tmp/372/ctl_1_ --ctl=/tmp/372/ctl_2_ --ctl=/tmp/372/ctl_3_ --ctl=/tmp/372/ctl_4_ --ctl=/tmp/372/ctl_5_ --ctl=/tmp/372/ctl_6_ --ctl=/tmp/372/ctl_7_ --ctl=/tmp/372/ctl_8_ --ctl=/tmp/372/ctl_9_ --ctl=/tmp/372/ctl_10_ --ctl=/tmp/372/ctl_11_ --ctl=/tmp/372/ctl_12_ --ctl=/tmp/372/ctl_13_ --ctl=/tmp/372/ctl_14_ --ctl=/tmp/372/ctl_15_ --mu-par --mu-opt
TIME LIMIT: Killed by timeout after 3570 seconds
MemTotal: 16393216 kB
MemFree: 14798104 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16164464 kB
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-00
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-01
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-02
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-03
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-04
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-05
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-06
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-07
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-08
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-09
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-10
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-11
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-12
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-13
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-14
Could not compute solution for formula : FlexibleBarrier-PT-16b-CTLFireability-15

BK_STOP 1678544187407

--------------------
content from stderr:

mcc2023
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-00
ctl formula formula --ctl=/tmp/372/ctl_0_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-01
ctl formula formula --ctl=/tmp/372/ctl_1_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-02
ctl formula formula --ctl=/tmp/372/ctl_2_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-03
ctl formula formula --ctl=/tmp/372/ctl_3_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-04
ctl formula formula --ctl=/tmp/372/ctl_4_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-05
ctl formula formula --ctl=/tmp/372/ctl_5_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-06
ctl formula formula --ctl=/tmp/372/ctl_6_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-07
ctl formula formula --ctl=/tmp/372/ctl_7_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-08
ctl formula formula --ctl=/tmp/372/ctl_8_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-09
ctl formula formula --ctl=/tmp/372/ctl_9_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-10
ctl formula formula --ctl=/tmp/372/ctl_10_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-11
ctl formula formula --ctl=/tmp/372/ctl_11_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-12
ctl formula formula --ctl=/tmp/372/ctl_12_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-13
ctl formula formula --ctl=/tmp/372/ctl_13_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-14
ctl formula formula --ctl=/tmp/372/ctl_14_
ctl formula name FlexibleBarrier-PT-16b-CTLFireability-15
ctl formula formula --ctl=/tmp/372/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 3472 places, 4001 transitions and 10043 arcs
pnml2lts-sym: Petri net FlexibleBarrier-PT-16b analyzed
pnml2lts-sym: There are safe places
pnml2lts-sym: Loading Petri net took 0.040 real 0.030 user 0.010 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 4001->4001 groups
pnml2lts-sym: Regrouping took 9.770 real 9.750 user 0.010 sys
pnml2lts-sym: state vector length is 3472; there are 4001 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
Killing (15) : 378
Killing (9) : 378

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-16b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsmin"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsmin"
echo " Input is FlexibleBarrier-PT-16b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r168-tall-167838854700546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-16b.tgz
mv FlexibleBarrier-PT-16b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;