About the Execution of LoLa+red for GPPP-PT-C1000N0000001000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1874.531 | 134508.00 | 132352.00 | 759.00 | F?F???TTTTFTTTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853800898.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is GPPP-PT-C1000N0000001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853800898
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 572K
-rw-r--r-- 1 mcc users 4.7K Feb 26 10:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Feb 26 10:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 10:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 10:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 10:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Feb 26 10:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 26 10:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 131K Feb 26 10:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-00
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-01
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-02
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-03
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-04
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-05
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-06
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-07
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-08
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-09
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-10
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-11
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-12
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-13
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-14
FORMULA_NAME GPPP-PT-C1000N0000001000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678539786718
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C1000N0000001000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 13:03:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 13:03:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 13:03:08] [INFO ] Load time of PNML (sax parser for PT used): 23 ms
[2023-03-11 13:03:08] [INFO ] Transformed 33 places.
[2023-03-11 13:03:08] [INFO ] Transformed 22 transitions.
[2023-03-11 13:03:08] [INFO ] Parsed PT model containing 33 places and 22 transitions and 83 arcs in 75 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Initial state reduction rules removed 1 formulas.
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 33 out of 33 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 8 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:08] [INFO ] Invariants computation overflowed in 11 ms
[2023-03-11 13:03:08] [INFO ] Dead Transitions using invariants and state equation in 136 ms found 0 transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:08] [INFO ] Invariants computation overflowed in 3 ms
[2023-03-11 13:03:08] [INFO ] Implicit Places using invariants in 27 ms returned []
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:08] [INFO ] Invariants computation overflowed in 6 ms
[2023-03-11 13:03:08] [INFO ] Implicit Places using invariants and state equation in 53 ms returned []
Implicit Place search using SMT with State Equation took 81 ms to find 0 implicit places.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:08] [INFO ] Invariants computation overflowed in 2 ms
[2023-03-11 13:03:08] [INFO ] Dead Transitions using invariants and state equation in 42 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 290 ms. Remains : 33/33 places, 22/22 transitions.
Support contains 33 out of 33 places after structural reductions.
[2023-03-11 13:03:08] [INFO ] Flatten gal took : 16 ms
[2023-03-11 13:03:08] [INFO ] Flatten gal took : 5 ms
[2023-03-11 13:03:08] [INFO ] Input system was already deterministic with 22 transitions.
Incomplete random walk after 12008 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=428 ) properties (out of 46) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 42) seen :28
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 14) seen :7
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 7) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 2 ms
[2023-03-11 13:03:09] [INFO ] After 81ms SMT Verify possible using all constraints in real domain returned unsat :5 sat :0
Fused 5 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 5 atomic propositions for a total of 15 simplifications.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 5 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 4 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 2 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 36 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 3 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 3 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 38 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 33 transition count 21
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 32 transition count 21
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 5 place count 30 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 8 place count 28 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 27 transition count 18
Applied a total of 10 rules in 9 ms. Remains 27 /33 variables (removed 6) and now considering 18/22 (removed 4) transitions.
// Phase 1: matrix 18 rows 27 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 27/33 places, 18/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 37 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 3 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Graph (trivial) has 4 edges and 33 vertex of which 2 / 33 are part of one of the 1 SCC in 2 ms
Free SCC test removed 1 places
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 32 transition count 20
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 31 transition count 20
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 3 place count 31 transition count 19
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 30 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 7 place count 29 transition count 18
Applied a total of 7 rules in 8 ms. Remains 29 /33 variables (removed 4) and now considering 18/22 (removed 4) transitions.
// Phase 1: matrix 18 rows 29 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 29 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 29/33 places, 18/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 31 transition count 21
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 29 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 8 place count 28 transition count 19
Applied a total of 8 rules in 4 ms. Remains 28 /33 variables (removed 5) and now considering 19/22 (removed 3) transitions.
// Phase 1: matrix 19 rows 28 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 28/33 places, 19/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 22 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 0 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 1 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 13:03:09] [INFO ] Invariants computation overflowed in 1 ms
[2023-03-11 13:03:09] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 2 ms
[2023-03-11 13:03:09] [INFO ] Input system was already deterministic with 22 transitions.
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 3 ms
[2023-03-11 13:03:09] [INFO ] Flatten gal took : 9 ms
[2023-03-11 13:03:09] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-11 13:03:09] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 33 places, 22 transitions and 83 arcs took 1 ms.
Total runtime 1809 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT GPPP-PT-C1000N0000001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/361
CTLFireability
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000001000-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678539921226
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/361/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/361/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/361/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C1000N0000001000-CTLFireability-02
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 7 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-02
lola: result : false
lola: markings : 34185
lola: fired transitions : 90446
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 GPPP-PT-C1000N0000001000-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: CANCELED task # 43 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL) for 39 GPPP-PT-C1000N0000001000-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-14
lola: result : true
lola: markings : 23996
lola: fired transitions : 23995
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 GPPP-PT-C1000N0000001000-CTLFireability-13
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-13
lola: result : true
lola: markings : 23998
lola: fired transitions : 24002
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 GPPP-PT-C1000N0000001000-CTLFireability-11
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-11
lola: result : true
lola: markings : 24027
lola: fired transitions : 24033
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 GPPP-PT-C1000N0000001000-CTLFireability-09
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-09
lola: result : true
lola: markings : 25027
lola: fired transitions : 173072
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C1000N0000001000-CTLFireability-08
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-08
lola: result : true
lola: markings : 48001
lola: fired transitions : 64005
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C1000N0000001000-CTLFireability-06
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-06
lola: result : true
lola: markings : 28098
lola: fired transitions : 28129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C1000N0000001000-CTLFireability-05
lola: time limit : 513 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/513 6/32 GPPP-PT-C1000N0000001000-CTLFireability-05 1304633 m, 260926 m/sec, 8416449 t fired, .
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/513 11/32 GPPP-PT-C1000N0000001000-CTLFireability-05 2517069 m, 242487 m/sec, 17122625 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/513 16/32 GPPP-PT-C1000N0000001000-CTLFireability-05 3730278 m, 242641 m/sec, 25845059 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/513 21/32 GPPP-PT-C1000N0000001000-CTLFireability-05 4836317 m, 221207 m/sec, 34285052 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/513 26/32 GPPP-PT-C1000N0000001000-CTLFireability-05 6048212 m, 242379 m/sec, 43001419 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/513 31/32 GPPP-PT-C1000N0000001000-CTLFireability-05 7106340 m, 211625 m/sec, 51716024 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C1000N0000001000-CTLFireability-04
lola: time limit : 593 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/593 6/32 GPPP-PT-C1000N0000001000-CTLFireability-04 1336843 m, 267368 m/sec, 7936224 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/593 11/32 GPPP-PT-C1000N0000001000-CTLFireability-04 2500571 m, 232745 m/sec, 15515644 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/593 16/32 GPPP-PT-C1000N0000001000-CTLFireability-04 3634966 m, 226879 m/sec, 22980634 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/593 20/32 GPPP-PT-C1000N0000001000-CTLFireability-04 4678190 m, 208644 m/sec, 30247521 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 26/593 25/32 GPPP-PT-C1000N0000001000-CTLFireability-04 5805901 m, 225542 m/sec, 37588441 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 31/593 29/32 GPPP-PT-C1000N0000001000-CTLFireability-04 6813078 m, 201435 m/sec, 44829335 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C1000N0000001000-CTLFireability-01
lola: time limit : 704 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/704 7/32 GPPP-PT-C1000N0000001000-CTLFireability-01 1422207 m, 284441 m/sec, 6777254 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/704 13/32 GPPP-PT-C1000N0000001000-CTLFireability-01 2685490 m, 252656 m/sec, 13634030 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/704 18/32 GPPP-PT-C1000N0000001000-CTLFireability-01 3908798 m, 244661 m/sec, 20334409 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/704 24/32 GPPP-PT-C1000N0000001000-CTLFireability-01 5156261 m, 249492 m/sec, 27169126 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/704 30/32 GPPP-PT-C1000N0000001000-CTLFireability-01 6352765 m, 239300 m/sec, 33840457 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C1000N0000001000-CTLFireability-00
lola: time limit : 873 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-00
lola: result : false
lola: markings : 43995
lola: fired transitions : 59999
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 30 GPPP-PT-C1000N0000001000-CTLFireability-10
lola: time limit : 1164 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-10
lola: result : false
lola: markings : 53416
lola: fired transitions : 70504
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C1000N0000001000-CTLFireability-03
lola: time limit : 1747 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1747 8/32 GPPP-PT-C1000N0000001000-CTLFireability-03 1830790 m, 366158 m/sec, 8269682 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1747 15/32 GPPP-PT-C1000N0000001000-CTLFireability-03 3452917 m, 324425 m/sec, 16433377 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1747 20/32 GPPP-PT-C1000N0000001000-CTLFireability-03 4805125 m, 270441 m/sec, 23749111 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1747 27/32 GPPP-PT-C1000N0000001000-CTLFireability-03 6498521 m, 338679 m/sec, 31660093 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C1000N0000001000-CTLFireability-07
lola: time limit : 3469 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C1000N0000001000-CTLFireability-07
lola: result : true
lola: markings : 38994
lola: fired transitions : 180996
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C1000N0000001000-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-01: CTL unknown AGGR
GPPP-PT-C1000N0000001000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-03: CTL unknown AGGR
GPPP-PT-C1000N0000001000-CTLFireability-04: CTL unknown AGGR
GPPP-PT-C1000N0000001000-CTLFireability-05: CTL unknown AGGR
GPPP-PT-C1000N0000001000-CTLFireability-06: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-08: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-10: SP ACTL false LTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-11: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C1000N0000001000-CTLFireability-15: CTL unknown AGGR
Time elapsed: 131 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C1000N0000001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is GPPP-PT-C1000N0000001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853800898"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C1000N0000001000.tgz
mv GPPP-PT-C1000N0000001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;