MCC'2023- Execution of r167-tall-167838853600818

About the Execution of LoLa+red for GPPP-PT-C0010N0000000010

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
2327.348	179620.00	173650.00	704.80	FT??T??FFTTFTTTF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853600818.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is GPPP-PT-C0010N0000000010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853600818
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 7.1K Feb 26 10:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 10:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 10:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 10:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 10:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-00
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-01
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-02
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-03
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-04
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-05
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-06
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-07
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-08
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-09
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-10
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-11
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-12
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-13
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-14
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678528358968

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0010N0000000010
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 09:52:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 09:52:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 09:52:40] [INFO ] Load time of PNML (sax parser for PT used): 22 ms
[2023-03-11 09:52:40] [INFO ] Transformed 33 places.
[2023-03-11 09:52:40] [INFO ] Transformed 22 transitions.
[2023-03-11 09:52:40] [INFO ] Parsed PT model containing 33 places and 22 transitions and 83 arcs in 78 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 33 out of 33 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 8 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 09:52:40] [INFO ] Computed 12 place invariants in 8 ms
[2023-03-11 09:52:40] [INFO ] Dead Transitions using invariants and state equation in 160 ms found 0 transitions.
[2023-03-11 09:52:40] [INFO ] Invariant cache hit.
[2023-03-11 09:52:40] [INFO ] Implicit Places using invariants in 38 ms returned []
[2023-03-11 09:52:40] [INFO ] Invariant cache hit.
[2023-03-11 09:52:40] [INFO ] Implicit Places using invariants and state equation in 43 ms returned []
Implicit Place search using SMT with State Equation took 83 ms to find 0 implicit places.
[2023-03-11 09:52:40] [INFO ] Invariant cache hit.
[2023-03-11 09:52:40] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 308 ms. Remains : 33/33 places, 22/22 transitions.
Support contains 33 out of 33 places after structural reductions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 16 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Incomplete random walk after 10005 steps, including 23 resets, run finished after 218 ms. (steps per millisecond=45 ) properties (out of 47) seen :42
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-11 09:52:41] [INFO ] [Real]Absence check using 6 positive and 6 generalized place invariants in 2 ms returned sat
[2023-03-11 09:52:41] [INFO ] After 56ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-11 09:52:41] [INFO ] [Nat]Absence check using 6 positive place invariants in 6 ms returned sat
[2023-03-11 09:52:41] [INFO ] [Nat]Absence check using 6 positive and 6 generalized place invariants in 6 ms returned sat
[2023-03-11 09:52:41] [INFO ] After 58ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :0
Fused 4 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 7 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 3 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 3 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] Dead Transitions using invariants and state equation in 39 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 3 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:41] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:41] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:41] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:41] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 36 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Graph (trivial) has 4 edges and 33 vertex of which 2 / 33 are part of one of the 1 SCC in 2 ms
Free SCC test removed 1 places
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 32 transition count 20
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 31 transition count 20
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 3 place count 31 transition count 19
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 30 transition count 19
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 5 rules applied. Total rules applied 10 place count 27 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 13 place count 25 transition count 16
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 15 place count 24 transition count 15
Applied a total of 15 rules in 12 ms. Remains 24 /33 variables (removed 9) and now considering 15/22 (removed 7) transitions.
// Phase 1: matrix 15 rows 24 cols
[2023-03-11 09:52:42] [INFO ] Computed 10 place invariants in 2 ms
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 24/33 places, 15/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 09:52:42] [INFO ] Computed 12 place invariants in 5 ms
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 09:52:42] [INFO ] Invariant cache hit.
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Graph (trivial) has 4 edges and 33 vertex of which 2 / 33 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 32 transition count 20
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 31 transition count 20
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 3 place count 31 transition count 19
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 30 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 8 place count 28 transition count 18
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 11 place count 26 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 13 place count 25 transition count 16
Applied a total of 13 rules in 5 ms. Remains 25 /33 variables (removed 8) and now considering 16/22 (removed 6) transitions.
// Phase 1: matrix 16 rows 25 cols
[2023-03-11 09:52:42] [INFO ] Computed 10 place invariants in 1 ms
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 25/33 places, 16/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 1 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 09:52:42] [INFO ] Computed 12 place invariants in 1 ms
[2023-03-11 09:52:42] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Input system was already deterministic with 22 transitions.
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Flatten gal took : 2 ms
[2023-03-11 09:52:42] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-11 09:52:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 33 places, 22 transitions and 83 arcs took 0 ms.
Total runtime 2166 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT GPPP-PT-C0010N0000000010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/367
CTLFireability

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678528538588

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/367/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/367/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/367/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0010N0000000010-CTLFireability-01
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 4 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-01
lola: result : true
lola: markings : 12151
lola: fired transitions : 17614
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 40 GPPP-PT-C0010N0000000010-CTLFireability-12
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 56 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-12
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 GPPP-PT-C0010N0000000010-CTLFireability-13
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-13
lola: result : true
lola: markings : 238
lola: fired transitions : 240
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 GPPP-PT-C0010N0000000010-CTLFireability-11
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 38 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-11
lola: result : false
lola: markings : 299620
lola: fired transitions : 3220338
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 54 (type EXCL) for 53 GPPP-PT-C0010N0000000010-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-15
lola: result : false
lola: markings : 238
lola: fired transitions : 240
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 40 GPPP-PT-C0010N0000000010-CTLFireability-12
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 30 GPPP-PT-C0010N0000000010-CTLFireability-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-10
lola: result : true
lola: markings : 407
lola: fired transitions : 1144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0010N0000000010-CTLFireability-08
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-08
lola: result : false
lola: markings : 641
lola: fired transitions : 879
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0010N0000000010-CTLFireability-07
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-07
lola: result : false
lola: markings : 264
lola: fired transitions : 514
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0010N0000000010-CTLFireability-06
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/399 4/32 GPPP-PT-C0010N0000000010-CTLFireability-06 912326 m, 182465 m/sec, 5214496 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 8/399 9/32 GPPP-PT-C0010N0000000010-CTLFireability-06 2196480 m, 256830 m/sec, 13577365 t fired, .

Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 13/399 14/32 GPPP-PT-C0010N0000000010-CTLFireability-06 3350003 m, 230704 m/sec, 21537380 t fired, .

Time elapsed: 15 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 18/399 19/32 GPPP-PT-C0010N0000000010-CTLFireability-06 4501970 m, 230393 m/sec, 29436122 t fired, .

Time elapsed: 20 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 23/399 23/32 GPPP-PT-C0010N0000000010-CTLFireability-06 5604632 m, 220532 m/sec, 37248768 t fired, .

Time elapsed: 25 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 28/399 27/32 GPPP-PT-C0010N0000000010-CTLFireability-06 6571568 m, 193387 m/sec, 45022647 t fired, .

Time elapsed: 30 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 33/399 32/32 GPPP-PT-C0010N0000000010-CTLFireability-06 7771841 m, 240054 m/sec, 53412422 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0010N0000000010-CTLFireability-05
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/445 5/32 GPPP-PT-C0010N0000000010-CTLFireability-05 1074692 m, 214938 m/sec, 8512672 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/445 9/32 GPPP-PT-C0010N0000000010-CTLFireability-05 2071838 m, 199429 m/sec, 16917141 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/445 13/32 GPPP-PT-C0010N0000000010-CTLFireability-05 2996524 m, 184937 m/sec, 25121578 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/445 16/32 GPPP-PT-C0010N0000000010-CTLFireability-05 3908096 m, 182314 m/sec, 33424286 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/445 20/32 GPPP-PT-C0010N0000000010-CTLFireability-05 4857678 m, 189916 m/sec, 41661389 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/445 24/32 GPPP-PT-C0010N0000000010-CTLFireability-05 5716425 m, 171749 m/sec, 49583416 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/445 27/32 GPPP-PT-C0010N0000000010-CTLFireability-05 6486443 m, 154003 m/sec, 57374561 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/445 31/32 GPPP-PT-C0010N0000000010-CTLFireability-05 7394328 m, 181577 m/sec, 65556002 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0010N0000000010-CTLFireability-04
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-04
lola: result : true
lola: markings : 1274220
lola: fired transitions : 7445814
lola: time used : 4.000000
lola: memory pages used : 6
lola: LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0010N0000000010-CTLFireability-03
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/585 1/32 GPPP-PT-C0010N0000000010-CTLFireability-03 228472 m, 45694 m/sec, 1174548 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/585 7/32 GPPP-PT-C0010N0000000010-CTLFireability-03 1542780 m, 262861 m/sec, 9544724 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/585 10/32 GPPP-PT-C0010N0000000010-CTLFireability-03 2317229 m, 154889 m/sec, 16966243 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 16/585 13/32 GPPP-PT-C0010N0000000010-CTLFireability-03 3141812 m, 164916 m/sec, 24389736 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 21/585 17/32 GPPP-PT-C0010N0000000010-CTLFireability-03 3970881 m, 165813 m/sec, 31954834 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 26/585 20/32 GPPP-PT-C0010N0000000010-CTLFireability-03 4885147 m, 182853 m/sec, 39566143 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 31/585 24/32 GPPP-PT-C0010N0000000010-CTLFireability-03 5731297 m, 169230 m/sec, 47011116 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 36/585 27/32 GPPP-PT-C0010N0000000010-CTLFireability-03 6491649 m, 152070 m/sec, 54342120 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 41/585 30/32 GPPP-PT-C0010N0000000010-CTLFireability-03 7318731 m, 165416 m/sec, 61751560 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0010N0000000010-CTLFireability-02
lola: time limit : 693 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/693 6/32 GPPP-PT-C0010N0000000010-CTLFireability-02 1260069 m, 252013 m/sec, 8708024 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/693 10/32 GPPP-PT-C0010N0000000010-CTLFireability-02 2361089 m, 220204 m/sec, 17280107 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/693 15/32 GPPP-PT-C0010N0000000010-CTLFireability-02 3452450 m, 218272 m/sec, 25709154 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/693 19/32 GPPP-PT-C0010N0000000010-CTLFireability-02 4503609 m, 210231 m/sec, 34023533 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/693 23/32 GPPP-PT-C0010N0000000010-CTLFireability-02 5513155 m, 201909 m/sec, 42130394 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/693 27/32 GPPP-PT-C0010N0000000010-CTLFireability-02 6427033 m, 182775 m/sec, 50347886 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/693 31/32 GPPP-PT-C0010N0000000010-CTLFireability-02 7434998 m, 201593 m/sec, 58478047 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0010N0000000010-CTLFireability-00
lola: time limit : 856 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-00
lola: result : false
lola: markings : 431
lola: fired transitions : 593
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 GPPP-PT-C0010N0000000010-CTLFireability-14
lola: time limit : 1141 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-14
lola: result : true
lola: markings : 120
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 GPPP-PT-C0010N0000000010-CTLFireability-10
lola: time limit : 1712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-10
lola: result : true
lola: markings : 85
lola: fired transitions : 171
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 27 GPPP-PT-C0010N0000000010-CTLFireability-09
lola: time limit : 3425 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-09
lola: result : false
lola: markings : 167
lola: fired transitions : 166
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-09: EFAG true tscc_search
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ true CONJ
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: DISJ true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-14: EG true state space / EG
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

Time elapsed: 175 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0010N0000000010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is GPPP-PT-C0010N0000000010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853600818"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0010N0000000010.tgz
mv GPPP-PT-C0010N0000000010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;