Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853400642.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FunctionPointer-PT-a064, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853400642
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 7.2K Feb 25 11:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 11:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 11:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 25 11:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 25 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 34K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-00
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-01
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-02
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-03
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-04
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-05
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-06
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-07
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-08
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-09
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-10
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-11
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-12
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-13
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-14
FORMULA_NAME FunctionPointer-PT-a064-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678497448050

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FunctionPointer-PT-a064
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 01:17:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 01:17:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 01:17:29] [INFO ] Load time of PNML (sax parser for PT used): 32 ms
[2023-03-11 01:17:29] [INFO ] Transformed 40 places.
[2023-03-11 01:17:29] [INFO ] Transformed 70 transitions.
[2023-03-11 01:17:29] [INFO ] Parsed PT model containing 40 places and 70 transitions and 284 arcs in 88 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 3 formulas.
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 4 transitions.
FORMULA FunctionPointer-PT-a064-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FunctionPointer-PT-a064-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FunctionPointer-PT-a064-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 30 out of 34 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 34/34 places, 66/66 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 31 transition count 66
Applied a total of 3 rules in 10 ms. Remains 31 /34 variables (removed 3) and now considering 66/66 (removed 0) transitions.
[2023-03-11 01:17:29] [INFO ] Flow matrix only has 46 transitions (discarded 20 similar events)
// Phase 1: matrix 46 rows 31 cols
[2023-03-11 01:17:29] [INFO ] Computed 2 place invariants in 12 ms
[2023-03-11 01:17:29] [INFO ] Implicit Places using invariants in 134 ms returned []
[2023-03-11 01:17:29] [INFO ] Flow matrix only has 46 transitions (discarded 20 similar events)
[2023-03-11 01:17:29] [INFO ] Invariant cache hit.
[2023-03-11 01:17:29] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-11 01:17:29] [INFO ] Implicit Places using invariants and state equation in 59 ms returned []
Implicit Place search using SMT with State Equation took 218 ms to find 0 implicit places.
[2023-03-11 01:17:29] [INFO ] Flow matrix only has 46 transitions (discarded 20 similar events)
[2023-03-11 01:17:29] [INFO ] Invariant cache hit.
[2023-03-11 01:17:29] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 31/34 places, 66/66 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 293 ms. Remains : 31/34 places, 66/66 transitions.
Support contains 30 out of 31 places after structural reductions.
[2023-03-11 01:17:30] [INFO ] Flatten gal took : 21 ms
[2023-03-11 01:17:30] [INFO ] Flatten gal took : 9 ms
[2023-03-11 01:17:30] [INFO ] Input system was already deterministic with 66 transitions.
Incomplete random walk after 10018 steps, including 21 resets, run finished after 238 ms. (steps per millisecond=42 ) properties (out of 48) seen :41
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-11 01:17:30] [INFO ] Flow matrix only has 46 transitions (discarded 20 similar events)
[2023-03-11 01:17:30] [INFO ] Invariant cache hit.
[2023-03-11 01:17:30] [INFO ] [Real]Absence check using 1 positive place invariants in 0 ms returned sat
[2023-03-11 01:17:30] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-11 01:17:30] [INFO ] After 22ms SMT Verify possible using state equation in real domain returned unsat :4 sat :1 real:2
[2023-03-11 01:17:30] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-11 01:17:30] [INFO ] After 4ms SMT Verify possible using 8 Read/Feed constraints in real domain returned unsat :4 sat :0 real:3
[2023-03-11 01:17:30] [INFO ] After 83ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:3
[2023-03-11 01:17:31] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-11 01:17:31] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-11 01:17:31] [INFO ] After 21ms SMT Verify possible using state equation in natural domain returned unsat :6 sat :1
[2023-03-11 01:17:31] [INFO ] After 5ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :6 sat :1
[2023-03-11 01:17:31] [INFO ] After 12ms SMT Verify possible using trap constraints in natural domain returned unsat :6 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-11 01:17:31] [INFO ] After 75ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :1
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 3 out of 31 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 31/31 places, 66/66 transitions.
Graph (complete) has 111 edges and 31 vertex of which 28 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 7 place count 28 transition count 60
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 8 place count 27 transition count 58
Iterating global reduction 1 with 1 rules applied. Total rules applied 9 place count 27 transition count 58
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 11 place count 27 transition count 56
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 13 place count 27 transition count 54
Applied a total of 13 rules in 12 ms. Remains 27 /31 variables (removed 4) and now considering 54/66 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 27/31 places, 54/66 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2871230 steps, run timeout after 3001 ms. (steps per millisecond=956 ) properties seen :{}
Probabilistic random walk after 2871230 steps, saw 1841149 distinct states, run finished after 3002 ms. (steps per millisecond=956 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-11 01:17:34] [INFO ] Flow matrix only has 39 transitions (discarded 15 similar events)
// Phase 1: matrix 39 rows 27 cols
[2023-03-11 01:17:34] [INFO ] Computed 3 place invariants in 5 ms
[2023-03-11 01:17:34] [INFO ] [Real]Absence check using 3 positive place invariants in 0 ms returned sat
[2023-03-11 01:17:34] [INFO ] After 12ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-11 01:17:34] [INFO ] State equation strengthened by 7 read => feed constraints.
[2023-03-11 01:17:34] [INFO ] After 9ms SMT Verify possible using 7 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-11 01:17:34] [INFO ] After 48ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-11 01:17:34] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-11 01:17:34] [INFO ] After 11ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-11 01:17:34] [INFO ] After 8ms SMT Verify possible using 7 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-11 01:17:34] [INFO ] After 12ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-11 01:17:34] [INFO ] After 47ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 3 out of 27 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27/27 places, 54/54 transitions.
Applied a total of 0 rules in 2 ms. Remains 27 /27 variables (removed 0) and now considering 54/54 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 27/27 places, 54/54 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27/27 places, 54/54 transitions.
Applied a total of 0 rules in 2 ms. Remains 27 /27 variables (removed 0) and now considering 54/54 (removed 0) transitions.
[2023-03-11 01:17:34] [INFO ] Flow matrix only has 39 transitions (discarded 15 similar events)
[2023-03-11 01:17:34] [INFO ] Invariant cache hit.
[2023-03-11 01:17:34] [INFO ] Implicit Places using invariants in 30 ms returned []
[2023-03-11 01:17:34] [INFO ] Flow matrix only has 39 transitions (discarded 15 similar events)
[2023-03-11 01:17:34] [INFO ] Invariant cache hit.
[2023-03-11 01:17:34] [INFO ] State equation strengthened by 7 read => feed constraints.
[2023-03-11 01:17:34] [INFO ] Implicit Places using invariants and state equation in 39 ms returned []
Implicit Place search using SMT with State Equation took 69 ms to find 0 implicit places.
[2023-03-11 01:17:34] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-11 01:17:34] [INFO ] Flow matrix only has 39 transitions (discarded 15 similar events)
[2023-03-11 01:17:34] [INFO ] Invariant cache hit.
[2023-03-11 01:17:34] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 111 ms. Remains : 27/27 places, 54/54 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 27 transition count 36
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 21 place count 24 transition count 36
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 5 Pre rules applied. Total rules applied 21 place count 24 transition count 31
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 31 place count 19 transition count 31
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 33 place count 18 transition count 30
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 35 place count 17 transition count 30
Applied a total of 35 rules in 5 ms. Remains 17 /27 variables (removed 10) and now considering 30/54 (removed 24) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 30 rows 17 cols
[2023-03-11 01:17:34] [INFO ] Computed 3 place invariants in 0 ms
[2023-03-11 01:17:34] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-11 01:17:34] [INFO ] After 24ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-11 01:17:34] [INFO ] [Nat]Absence check using 3 positive place invariants in 2 ms returned sat
[2023-03-11 01:17:34] [INFO ] After 9ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-11 01:17:34] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-11 01:17:34] [INFO ] After 2ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-11 01:17:34] [INFO ] After 6ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-11 01:17:34] [INFO ] After 45ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 6 atomic propositions for a total of 13 simplifications.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 6 ms
[2023-03-11 01:17:34] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA FunctionPointer-PT-a064-CTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 5 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 66 transitions.
Support contains 27 out of 31 places (down from 28) after GAL structural reductions.
Computed a total of 3 stabilizing places and 8 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 1 with 2 rules applied. Total rules applied 6 place count 30 transition count 60
Applied a total of 6 rules in 7 ms. Remains 30 /31 variables (removed 1) and now considering 60/66 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 30/31 places, 60/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 4 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 1 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 1 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 4 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 1 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 1 with 2 rules applied. Total rules applied 6 place count 30 transition count 60
Applied a total of 6 rules in 6 ms. Remains 30 /31 variables (removed 1) and now considering 60/66 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 30/31 places, 60/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 2 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 1 with 2 rules applied. Total rules applied 6 place count 30 transition count 60
Applied a total of 6 rules in 6 ms. Remains 30 /31 variables (removed 1) and now considering 60/66 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 30/31 places, 60/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 2 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 2 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 66/66 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 66/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 1 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 2 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 2 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 2 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 66/66 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 30 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 30 transition count 64
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 30 transition count 62
Applied a total of 4 rules in 2 ms. Remains 30 /31 variables (removed 1) and now considering 62/66 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/31 places, 62/66 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 2 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 3 ms
[2023-03-11 01:17:34] [INFO ] Input system was already deterministic with 62 transitions.
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 4 ms
[2023-03-11 01:17:34] [INFO ] Flatten gal took : 4 ms
[2023-03-11 01:17:34] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-11 01:17:34] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 31 places, 66 transitions and 264 arcs took 0 ms.
Total runtime 5306 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FunctionPointer-PT-a064
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA FunctionPointer-PT-a064-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FunctionPointer-PT-a064-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FunctionPointer-PT-a064-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FunctionPointer-PT-a064-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FunctionPointer-PT-a064-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678497565810

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 21 (type EXCL) for 18 FunctionPointer-PT-a064-CTLFireability-08
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:714
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/225 11/32 FunctionPointer-PT-a064-CTLFireability-08 2619750 m, 523950 m/sec, 5962184 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/225 22/32 FunctionPointer-PT-a064-CTLFireability-08 5142398 m, 504529 m/sec, 11703382 t fired, .

Time elapsed: 10 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/225 32/32 FunctionPointer-PT-a064-CTLFireability-08 7595723 m, 490665 m/sec, 17286813 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 21 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-12: DISJ 0 2 0 0 2 0 0 0
FunctionPointer-PT-a064-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 50 (type EXCL) for 49 FunctionPointer-PT-a064-CTLFireability-13
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-13
lola: result : false
lola: markings : 20
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 42 FunctionPointer-PT-a064-CTLFireability-12
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-12
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 42 FunctionPointer-PT-a064-CTLFireability-12
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-12
lola: result : true
lola: markings : 19
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 FunctionPointer-PT-a064-CTLFireability-11
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/298 18/32 FunctionPointer-PT-a064-CTLFireability-11 4297007 m, 859401 m/sec, 5482383 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 40 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 37 (type EXCL) for 36 FunctionPointer-PT-a064-CTLFireability-10
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/324 12/32 FunctionPointer-PT-a064-CTLFireability-10 2751410 m, 550282 m/sec, 6261826 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/324 22/32 FunctionPointer-PT-a064-CTLFireability-10 5292402 m, 508198 m/sec, 12044773 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/324 32/32 FunctionPointer-PT-a064-CTLFireability-10 7751815 m, 491882 m/sec, 17642058 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 37 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 34 (type EXCL) for 25 FunctionPointer-PT-a064-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 18 FunctionPointer-PT-a064-CTLFireability-08
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 FunctionPointer-PT-a064-CTLFireability-05
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/507 11/32 FunctionPointer-PT-a064-CTLFireability-05 2613981 m, 522796 m/sec, 6039193 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/507 21/32 FunctionPointer-PT-a064-CTLFireability-05 5030057 m, 483215 m/sec, 11621161 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/507 31/32 FunctionPointer-PT-a064-CTLFireability-05 7399090 m, 473806 m/sec, 17094446 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 10 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 7 (type EXCL) for 6 FunctionPointer-PT-a064-CTLFireability-04
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-04
lola: result : true
lola: markings : 27
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 FunctionPointer-PT-a064-CTLFireability-02
lola: time limit : 706 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-02
lola: result : true
lola: markings : 190
lola: fired transitions : 189
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 12 FunctionPointer-PT-a064-CTLFireability-06
lola: time limit : 882 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 5/882 14/32 FunctionPointer-PT-a064-CTLFireability-06 3714017 m, 742803 m/sec, 4738567 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 10/882 27/32 FunctionPointer-PT-a064-CTLFireability-06 7245922 m, 706381 m/sec, 9244791 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 52 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 16 (type EXCL) for 15 FunctionPointer-PT-a064-CTLFireability-07
lola: time limit : 1171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-07
lola: result : false
lola: markings : 64
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FunctionPointer-PT-a064-CTLFireability-01
lola: time limit : 1757 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 5/1757 17/32 FunctionPointer-PT-a064-CTLFireability-01 4359508 m, 871901 m/sec, 5489746 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 AGEF EXCL 10/1757 32/32 FunctionPointer-PT-a064-CTLFireability-01 8578631 m, 843824 m/sec, 10802716 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 1 0 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 28 (type EXCL) for 25 FunctionPointer-PT-a064-CTLFireability-09
lola: time limit : 3500 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 0 1 0 4 0 0 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/3500 20/32 FunctionPointer-PT-a064-CTLFireability-09 4615372 m, 923074 m/sec, 4615374 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 28 (type EXCL) for FunctionPointer-PT-a064-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FunctionPointer-PT-a064-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-08: CONJ 0 0 0 0 3 0 1 0
FunctionPointer-PT-a064-CTLFireability-09: DISJ 0 0 0 0 4 0 1 1
FunctionPointer-PT-a064-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FunctionPointer-PT-a064-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FunctionPointer-PT-a064-CTLFireability-01: AGEF unknown AGGR
FunctionPointer-PT-a064-CTLFireability-02: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-04: CTL true CTL model checker
FunctionPointer-PT-a064-CTLFireability-05: CTL unknown AGGR
FunctionPointer-PT-a064-CTLFireability-06: EFAG unknown AGGR
FunctionPointer-PT-a064-CTLFireability-07: EG false state space / EG
FunctionPointer-PT-a064-CTLFireability-08: CONJ unknown CONJ
FunctionPointer-PT-a064-CTLFireability-09: DISJ unknown DISJ
FunctionPointer-PT-a064-CTLFireability-10: CTL unknown AGGR
FunctionPointer-PT-a064-CTLFireability-11: CTL unknown AGGR
FunctionPointer-PT-a064-CTLFireability-12: DISJ true CTL model checker
FunctionPointer-PT-a064-CTLFireability-13: CTL false CTL model checker


Time elapsed: 110 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FunctionPointer-PT-a064"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FunctionPointer-PT-a064, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853400642"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FunctionPointer-PT-a064.tgz
mv FunctionPointer-PT-a064 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;