Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853100450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FlexibleBarrier-PT-04b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853100450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 7.4K Feb 25 12:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 25 12:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 12:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 12:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 12:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Feb 25 12:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 12:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 69K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-04b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678484288962

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FlexibleBarrier-PT-04b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 21:38:10] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 21:38:10] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 21:38:11] [INFO ] Load time of PNML (sax parser for PT used): 61 ms
[2023-03-10 21:38:11] [INFO ] Transformed 268 places.
[2023-03-10 21:38:11] [INFO ] Transformed 305 transitions.
[2023-03-10 21:38:11] [INFO ] Found NUPN structural information;
[2023-03-10 21:38:11] [INFO ] Parsed PT model containing 268 places and 305 transitions and 743 arcs in 311 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 96 out of 268 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 268/268 places, 305/305 transitions.
Discarding 51 places :
Symmetric choice reduction at 0 with 51 rule applications. Total rules 51 place count 217 transition count 254
Iterating global reduction 0 with 51 rules applied. Total rules applied 102 place count 217 transition count 254
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 116 place count 203 transition count 240
Iterating global reduction 0 with 14 rules applied. Total rules applied 130 place count 203 transition count 240
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 135 place count 198 transition count 235
Iterating global reduction 0 with 5 rules applied. Total rules applied 140 place count 198 transition count 235
Applied a total of 140 rules in 65 ms. Remains 198 /268 variables (removed 70) and now considering 235/305 (removed 70) transitions.
// Phase 1: matrix 235 rows 198 cols
[2023-03-10 21:38:11] [INFO ] Computed 6 place invariants in 9 ms
[2023-03-10 21:38:11] [INFO ] Implicit Places using invariants in 213 ms returned []
[2023-03-10 21:38:11] [INFO ] Invariant cache hit.
[2023-03-10 21:38:11] [INFO ] Implicit Places using invariants and state equation in 137 ms returned []
Implicit Place search using SMT with State Equation took 377 ms to find 0 implicit places.
[2023-03-10 21:38:11] [INFO ] Invariant cache hit.
[2023-03-10 21:38:11] [INFO ] Dead Transitions using invariants and state equation in 116 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 198/268 places, 235/305 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 561 ms. Remains : 198/268 places, 235/305 transitions.
Support contains 96 out of 198 places after structural reductions.
[2023-03-10 21:38:11] [INFO ] Flatten gal took : 42 ms
[2023-03-10 21:38:11] [INFO ] Flatten gal took : 17 ms
[2023-03-10 21:38:11] [INFO ] Input system was already deterministic with 235 transitions.
Incomplete random walk after 10000 steps, including 236 resets, run finished after 472 ms. (steps per millisecond=21 ) properties (out of 79) seen :67
Incomplete Best-First random walk after 10001 steps, including 46 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 12) seen :2
Incomplete Best-First random walk after 10001 steps, including 37 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 39 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 39 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 36 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10000 steps, including 44 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 38 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-10 21:38:12] [INFO ] Invariant cache hit.
[2023-03-10 21:38:12] [INFO ] [Real]Absence check using 6 positive place invariants in 33 ms returned sat
[2023-03-10 21:38:13] [INFO ] After 125ms SMT Verify possible using state equation in real domain returned unsat :1 sat :2 real:4
[2023-03-10 21:38:13] [INFO ] Deduced a trap composed of 50 places in 107 ms of which 7 ms to minimize.
[2023-03-10 21:38:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 131 ms
[2023-03-10 21:38:13] [INFO ] After 343ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :0 real:6
[2023-03-10 21:38:13] [INFO ] After 746ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:6
[2023-03-10 21:38:13] [INFO ] [Nat]Absence check using 6 positive place invariants in 3 ms returned sat
[2023-03-10 21:38:13] [INFO ] After 135ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :6
[2023-03-10 21:38:13] [INFO ] Deduced a trap composed of 49 places in 47 ms of which 2 ms to minimize.
[2023-03-10 21:38:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 70 ms
[2023-03-10 21:38:14] [INFO ] After 333ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :6
Attempting to minimize the solution found.
Minimization took 72 ms.
[2023-03-10 21:38:14] [INFO ] After 534ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :6
Fused 7 Parikh solutions to 6 different solutions.
Parikh walk visited 1 properties in 19 ms.
Support contains 8 out of 198 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 198/198 places, 235/235 transitions.
Graph (trivial) has 160 edges and 198 vertex of which 19 / 198 are part of one of the 3 SCC in 6 ms
Free SCC test removed 16 places
Drop transitions removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 182 transition count 181
Reduce places removed 34 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 36 rules applied. Total rules applied 71 place count 148 transition count 179
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 73 place count 146 transition count 179
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 15 Pre rules applied. Total rules applied 73 place count 146 transition count 164
Deduced a syphon composed of 15 places in 8 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 103 place count 131 transition count 164
Discarding 36 places :
Symmetric choice reduction at 3 with 36 rule applications. Total rules 139 place count 95 transition count 128
Iterating global reduction 3 with 36 rules applied. Total rules applied 175 place count 95 transition count 128
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 175 place count 95 transition count 127
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 177 place count 94 transition count 127
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 182 place count 89 transition count 122
Iterating global reduction 3 with 5 rules applied. Total rules applied 187 place count 89 transition count 122
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 192 place count 89 transition count 117
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 44 rules applied. Total rules applied 236 place count 67 transition count 95
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 240 place count 63 transition count 91
Iterating global reduction 4 with 4 rules applied. Total rules applied 244 place count 63 transition count 91
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 248 place count 63 transition count 87
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -4
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 250 place count 62 transition count 91
Free-agglomeration rule applied 14 times.
Iterating global reduction 5 with 14 rules applied. Total rules applied 264 place count 62 transition count 77
Reduce places removed 14 places and 0 transitions.
Iterating post reduction 5 with 14 rules applied. Total rules applied 278 place count 48 transition count 77
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 279 place count 47 transition count 76
Iterating global reduction 6 with 1 rules applied. Total rules applied 280 place count 47 transition count 76
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 281 place count 47 transition count 75
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 7 with 3 rules applied. Total rules applied 284 place count 47 transition count 75
Applied a total of 284 rules in 84 ms. Remains 47 /198 variables (removed 151) and now considering 75/235 (removed 160) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 84 ms. Remains : 47/198 places, 75/235 transitions.
Finished random walk after 4799 steps, including 117 resets, run visited all 5 properties in 38 ms. (steps per millisecond=126 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
FORMULA FlexibleBarrier-PT-04b-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 11 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 12 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 235 transitions.
Computed a total of 10 stabilizing places and 10 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Graph (trivial) has 175 edges and 198 vertex of which 25 / 198 are part of one of the 4 SCC in 1 ms
Free SCC test removed 21 places
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 33 transitions
Trivial Post-agglo rules discarded 33 transitions
Performed 33 trivial Post agglomeration. Transition count delta: 33
Iterating post reduction 0 with 33 rules applied. Total rules applied 34 place count 176 transition count 179
Reduce places removed 33 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 37 rules applied. Total rules applied 71 place count 143 transition count 175
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 75 place count 139 transition count 175
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 75 place count 139 transition count 164
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 97 place count 128 transition count 164
Discarding 36 places :
Symmetric choice reduction at 3 with 36 rule applications. Total rules 133 place count 92 transition count 128
Iterating global reduction 3 with 36 rules applied. Total rules applied 169 place count 92 transition count 128
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 169 place count 92 transition count 126
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 173 place count 90 transition count 126
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 176 place count 87 transition count 123
Iterating global reduction 3 with 3 rules applied. Total rules applied 179 place count 87 transition count 123
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 182 place count 87 transition count 120
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 4 with 24 rules applied. Total rules applied 206 place count 75 transition count 108
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 209 place count 72 transition count 105
Iterating global reduction 4 with 3 rules applied. Total rules applied 212 place count 72 transition count 105
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 215 place count 72 transition count 102
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 219 place count 72 transition count 98
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 221 place count 70 transition count 96
Applied a total of 221 rules in 31 ms. Remains 70 /198 variables (removed 128) and now considering 96/235 (removed 139) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 70/198 places, 96/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 96 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Graph (trivial) has 150 edges and 198 vertex of which 12 / 198 are part of one of the 2 SCC in 1 ms
Free SCC test removed 10 places
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Drop transitions removed 33 transitions
Trivial Post-agglo rules discarded 33 transitions
Performed 33 trivial Post agglomeration. Transition count delta: 33
Iterating post reduction 0 with 33 rules applied. Total rules applied 34 place count 188 transition count 192
Reduce places removed 33 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 36 rules applied. Total rules applied 70 place count 155 transition count 189
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 72 place count 153 transition count 189
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 13 Pre rules applied. Total rules applied 72 place count 153 transition count 176
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 98 place count 140 transition count 176
Discarding 33 places :
Symmetric choice reduction at 3 with 33 rule applications. Total rules 131 place count 107 transition count 143
Iterating global reduction 3 with 33 rules applied. Total rules applied 164 place count 107 transition count 143
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 164 place count 107 transition count 142
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 166 place count 106 transition count 142
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 171 place count 101 transition count 137
Iterating global reduction 3 with 5 rules applied. Total rules applied 176 place count 101 transition count 137
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 180 place count 101 transition count 133
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 210 place count 86 transition count 118
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 212 place count 84 transition count 116
Iterating global reduction 4 with 2 rules applied. Total rules applied 214 place count 84 transition count 116
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 216 place count 84 transition count 114
Applied a total of 216 rules in 28 ms. Remains 84 /198 variables (removed 114) and now considering 114/235 (removed 121) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 84/198 places, 114/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 114 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Graph (trivial) has 183 edges and 198 vertex of which 25 / 198 are part of one of the 4 SCC in 1 ms
Free SCC test removed 21 places
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 176 transition count 175
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 1 with 37 rules applied. Total rules applied 75 place count 139 transition count 175
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 75 place count 139 transition count 162
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 101 place count 126 transition count 162
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 139 place count 88 transition count 124
Iterating global reduction 2 with 38 rules applied. Total rules applied 177 place count 88 transition count 124
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 177 place count 88 transition count 122
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 181 place count 86 transition count 122
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 185 place count 82 transition count 118
Iterating global reduction 2 with 4 rules applied. Total rules applied 189 place count 82 transition count 118
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 193 place count 82 transition count 114
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 213 place count 72 transition count 104
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 217 place count 68 transition count 100
Iterating global reduction 3 with 4 rules applied. Total rules applied 221 place count 68 transition count 100
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 225 place count 68 transition count 96
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 4 with 4 rules applied. Total rules applied 229 place count 68 transition count 92
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 231 place count 66 transition count 90
Applied a total of 231 rules in 26 ms. Remains 66 /198 variables (removed 132) and now considering 90/235 (removed 145) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 66/198 places, 90/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 4 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 90 transitions.
Finished random walk after 110 steps, including 9 resets, run visited all 1 properties in 2 ms. (steps per millisecond=55 )
FORMULA FlexibleBarrier-PT-04b-CTLFireability-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 157 transition count 194
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 157 transition count 194
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 92 place count 147 transition count 184
Iterating global reduction 0 with 10 rules applied. Total rules applied 102 place count 147 transition count 184
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 107 place count 147 transition count 179
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 110 place count 144 transition count 176
Iterating global reduction 1 with 3 rules applied. Total rules applied 113 place count 144 transition count 176
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 115 place count 144 transition count 174
Applied a total of 115 rules in 9 ms. Remains 144 /198 variables (removed 54) and now considering 174/235 (removed 61) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 144/198 places, 174/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 158 transition count 195
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 158 transition count 195
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 91 place count 147 transition count 184
Iterating global reduction 0 with 11 rules applied. Total rules applied 102 place count 147 transition count 184
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 108 place count 147 transition count 178
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 111 place count 144 transition count 175
Iterating global reduction 1 with 3 rules applied. Total rules applied 114 place count 144 transition count 175
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 115 place count 144 transition count 174
Applied a total of 115 rules in 9 ms. Remains 144 /198 variables (removed 54) and now considering 174/235 (removed 61) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 144/198 places, 174/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 8 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 38 place count 160 transition count 197
Iterating global reduction 0 with 38 rules applied. Total rules applied 76 place count 160 transition count 197
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 85 place count 151 transition count 188
Iterating global reduction 0 with 9 rules applied. Total rules applied 94 place count 151 transition count 188
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 98 place count 151 transition count 184
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 100 place count 149 transition count 182
Iterating global reduction 1 with 2 rules applied. Total rules applied 102 place count 149 transition count 182
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 103 place count 149 transition count 181
Applied a total of 103 rules in 8 ms. Remains 149 /198 variables (removed 49) and now considering 181/235 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 149/198 places, 181/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 161 transition count 198
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 161 transition count 198
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 86 place count 149 transition count 186
Iterating global reduction 0 with 12 rules applied. Total rules applied 98 place count 149 transition count 186
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 104 place count 149 transition count 180
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 108 place count 145 transition count 176
Iterating global reduction 1 with 4 rules applied. Total rules applied 112 place count 145 transition count 176
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 114 place count 145 transition count 174
Applied a total of 114 rules in 8 ms. Remains 145 /198 variables (removed 53) and now considering 174/235 (removed 61) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 145/198 places, 174/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 158 transition count 195
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 158 transition count 195
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 91 place count 147 transition count 184
Iterating global reduction 0 with 11 rules applied. Total rules applied 102 place count 147 transition count 184
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 107 place count 147 transition count 179
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 111 place count 143 transition count 175
Iterating global reduction 1 with 4 rules applied. Total rules applied 115 place count 143 transition count 175
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 117 place count 143 transition count 173
Applied a total of 117 rules in 10 ms. Remains 143 /198 variables (removed 55) and now considering 173/235 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 143/198 places, 173/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 173 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 38 place count 160 transition count 197
Iterating global reduction 0 with 38 rules applied. Total rules applied 76 place count 160 transition count 197
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 87 place count 149 transition count 186
Iterating global reduction 0 with 11 rules applied. Total rules applied 98 place count 149 transition count 186
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 102 place count 149 transition count 182
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 106 place count 145 transition count 178
Iterating global reduction 1 with 4 rules applied. Total rules applied 110 place count 145 transition count 178
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 112 place count 145 transition count 176
Applied a total of 112 rules in 8 ms. Remains 145 /198 variables (removed 53) and now considering 176/235 (removed 59) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 145/198 places, 176/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 156 transition count 193
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 156 transition count 193
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 98 place count 142 transition count 179
Iterating global reduction 0 with 14 rules applied. Total rules applied 112 place count 142 transition count 179
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 119 place count 142 transition count 172
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 123 place count 138 transition count 168
Iterating global reduction 1 with 4 rules applied. Total rules applied 127 place count 138 transition count 168
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 129 place count 138 transition count 166
Applied a total of 129 rules in 9 ms. Remains 138 /198 variables (removed 60) and now considering 166/235 (removed 69) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 138/198 places, 166/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 7 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 166 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 161 transition count 198
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 161 transition count 198
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 83 place count 152 transition count 189
Iterating global reduction 0 with 9 rules applied. Total rules applied 92 place count 152 transition count 189
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 96 place count 152 transition count 185
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 98 place count 150 transition count 183
Iterating global reduction 1 with 2 rules applied. Total rules applied 100 place count 150 transition count 183
Applied a total of 100 rules in 8 ms. Remains 150 /198 variables (removed 48) and now considering 183/235 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 150/198 places, 183/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 183 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Graph (trivial) has 183 edges and 198 vertex of which 25 / 198 are part of one of the 4 SCC in 0 ms
Free SCC test removed 21 places
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 176 transition count 175
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 1 with 37 rules applied. Total rules applied 75 place count 139 transition count 175
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 75 place count 139 transition count 162
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 101 place count 126 transition count 162
Discarding 38 places :
Symmetric choice reduction at 2 with 38 rule applications. Total rules 139 place count 88 transition count 124
Iterating global reduction 2 with 38 rules applied. Total rules applied 177 place count 88 transition count 124
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 177 place count 88 transition count 122
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 181 place count 86 transition count 122
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 186 place count 81 transition count 117
Iterating global reduction 2 with 5 rules applied. Total rules applied 191 place count 81 transition count 117
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 196 place count 81 transition count 112
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 216 place count 71 transition count 102
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 219 place count 68 transition count 99
Iterating global reduction 3 with 3 rules applied. Total rules applied 222 place count 68 transition count 99
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 225 place count 68 transition count 96
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 4 with 4 rules applied. Total rules applied 229 place count 68 transition count 92
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 231 place count 66 transition count 90
Applied a total of 231 rules in 21 ms. Remains 66 /198 variables (removed 132) and now considering 90/235 (removed 145) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 66/198 places, 90/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 3 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 3 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 90 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 159 transition count 196
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 159 transition count 196
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 148 transition count 185
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 148 transition count 185
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 106 place count 148 transition count 179
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 107 place count 147 transition count 178
Iterating global reduction 1 with 1 rules applied. Total rules applied 108 place count 147 transition count 178
Applied a total of 108 rules in 8 ms. Remains 147 /198 variables (removed 51) and now considering 178/235 (removed 57) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 147/198 places, 178/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 158 transition count 195
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 158 transition count 195
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 92 place count 146 transition count 183
Iterating global reduction 0 with 12 rules applied. Total rules applied 104 place count 146 transition count 183
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 110 place count 146 transition count 177
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 113 place count 143 transition count 174
Iterating global reduction 1 with 3 rules applied. Total rules applied 116 place count 143 transition count 174
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 117 place count 143 transition count 173
Applied a total of 117 rules in 8 ms. Remains 143 /198 variables (removed 55) and now considering 173/235 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 143/198 places, 173/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 6 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 173 transitions.
Starting structural reductions in LTL mode, iteration 0 : 198/198 places, 235/235 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 156 transition count 193
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 156 transition count 193
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 98 place count 142 transition count 179
Iterating global reduction 0 with 14 rules applied. Total rules applied 112 place count 142 transition count 179
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 119 place count 142 transition count 172
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 123 place count 138 transition count 168
Iterating global reduction 1 with 4 rules applied. Total rules applied 127 place count 138 transition count 168
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 129 place count 138 transition count 166
Applied a total of 129 rules in 7 ms. Remains 138 /198 variables (removed 60) and now considering 166/235 (removed 69) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 138/198 places, 166/235 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 5 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 8 ms
[2023-03-10 21:38:14] [INFO ] Input system was already deterministic with 166 transitions.
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 8 ms
[2023-03-10 21:38:14] [INFO ] Flatten gal took : 8 ms
[2023-03-10 21:38:14] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-10 21:38:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 198 places, 235 transitions and 603 arcs took 1 ms.
Total runtime 4293 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FlexibleBarrier-PT-04b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA FlexibleBarrier-PT-04b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-04b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678484421727

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 12 (type EXCL) for 9 FlexibleBarrier-PT-04b-CTLFireability-04
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type FNDP) for 9 FlexibleBarrier-PT-04b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 9 FlexibleBarrier-PT-04b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 9 FlexibleBarrier-PT-04b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 12 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-04
lola: result : true
lola: markings : 130
lola: fired transitions : 155
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for FlexibleBarrier-PT-04b-CTLFireability-04 (obsolete)
lola: CANCELED task # 59 (type EQUN) for FlexibleBarrier-PT-04b-CTLFireability-04 (obsolete)
lola: CANCELED task # 61 (type SRCH) for FlexibleBarrier-PT-04b-CTLFireability-04 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 29 (type EXCL) for 28 FlexibleBarrier-PT-04b-CTLFireability-09
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type FNDP) for FlexibleBarrier-PT-04b-CTLFireability-04
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 29 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-09
lola: result : true
lola: markings : 22
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 31 FlexibleBarrier-PT-04b-CTLFireability-10
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/374/CTLFireability-59.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 59 (type EQUN) for FlexibleBarrier-PT-04b-CTLFireability-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 40 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-10
lola: result : true
lola: markings : 240350
lola: fired transitions : 1216449
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 54 (type EXCL) for 51 FlexibleBarrier-PT-04b-CTLFireability-15
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-15
lola: result : false
lola: markings : 130
lola: fired transitions : 209
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 FlexibleBarrier-PT-04b-CTLFireability-14
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-14
lola: result : false
lola: markings : 40
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 FlexibleBarrier-PT-04b-CTLFireability-13
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-13
lola: result : true
lola: markings : 125790
lola: fired transitions : 245773
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 FlexibleBarrier-PT-04b-CTLFireability-08
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-08
lola: result : true
lola: markings : 158422
lola: fired transitions : 427581
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 FlexibleBarrier-PT-04b-CTLFireability-07
lola: time limit : 513 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 2/513 2/32 FlexibleBarrier-PT-04b-CTLFireability-07 228849 m, 45769 m/sec, 731225 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 7/513 6/32 FlexibleBarrier-PT-04b-CTLFireability-07 1168583 m, 187946 m/sec, 3491698 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 12/513 10/32 FlexibleBarrier-PT-04b-CTLFireability-07 2025036 m, 171290 m/sec, 6112374 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 17/513 14/32 FlexibleBarrier-PT-04b-CTLFireability-07 2858210 m, 166634 m/sec, 8733292 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 22/513 18/32 FlexibleBarrier-PT-04b-CTLFireability-07 3622819 m, 152921 m/sec, 11235162 t fired, .

Time elapsed: 25 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 27/513 22/32 FlexibleBarrier-PT-04b-CTLFireability-07 4406951 m, 156826 m/sec, 13764648 t fired, .

Time elapsed: 30 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 32/513 26/32 FlexibleBarrier-PT-04b-CTLFireability-07 5206767 m, 159963 m/sec, 16295197 t fired, .

Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 37/513 29/32 FlexibleBarrier-PT-04b-CTLFireability-07 5950975 m, 148841 m/sec, 18802400 t fired, .

Time elapsed: 40 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 23 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 20 (type EXCL) for 19 FlexibleBarrier-PT-04b-CTLFireability-06
lola: time limit : 592 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-06
lola: result : false
lola: markings : 1135
lola: fired transitions : 1599
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 FlexibleBarrier-PT-04b-CTLFireability-05
lola: time limit : 711 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/711 3/32 FlexibleBarrier-PT-04b-CTLFireability-05 536225 m, 107245 m/sec, 2962539 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/711 5/32 FlexibleBarrier-PT-04b-CTLFireability-05 954656 m, 83686 m/sec, 5746074 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/711 8/32 FlexibleBarrier-PT-04b-CTLFireability-05 1429699 m, 95008 m/sec, 8616446 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/711 10/32 FlexibleBarrier-PT-04b-CTLFireability-05 1994127 m, 112885 m/sec, 11375478 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/711 12/32 FlexibleBarrier-PT-04b-CTLFireability-05 2414507 m, 84076 m/sec, 14144105 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/711 14/32 FlexibleBarrier-PT-04b-CTLFireability-05 2842616 m, 85621 m/sec, 16916706 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/711 17/32 FlexibleBarrier-PT-04b-CTLFireability-05 3291468 m, 89770 m/sec, 19676853 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/711 19/32 FlexibleBarrier-PT-04b-CTLFireability-05 3714687 m, 84643 m/sec, 22485834 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/711 20/32 FlexibleBarrier-PT-04b-CTLFireability-05 4112303 m, 79523 m/sec, 25176626 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/711 22/32 FlexibleBarrier-PT-04b-CTLFireability-05 4528557 m, 83250 m/sec, 28022596 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/711 25/32 FlexibleBarrier-PT-04b-CTLFireability-05 4992021 m, 92692 m/sec, 30846380 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/711 26/32 FlexibleBarrier-PT-04b-CTLFireability-05 5359884 m, 73572 m/sec, 33622081 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/711 28/32 FlexibleBarrier-PT-04b-CTLFireability-05 5779645 m, 83952 m/sec, 36488101 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/711 30/32 FlexibleBarrier-PT-04b-CTLFireability-05 6180100 m, 80091 m/sec, 39342335 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/711 32/32 FlexibleBarrier-PT-04b-CTLFireability-05 6621497 m, 88279 m/sec, 42154246 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 17 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-04b-CTLFireability-03
lola: time limit : 868 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-03
lola: result : false
lola: markings : 56258
lola: fired transitions : 168323
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 42 FlexibleBarrier-PT-04b-CTLFireability-12
lola: time limit : 1158 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-12
lola: result : false
lola: markings : 8
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-04b-CTLFireability-00
lola: time limit : 1737 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-00
lola: result : true
lola: markings : 1351
lola: fired transitions : 5919
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-04b-CTLFireability-01
lola: time limit : 3475 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for FlexibleBarrier-PT-04b-CTLFireability-01
lola: result : false
lola: markings : 26904
lola: fired transitions : 86976
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-04b-CTLFireability-00: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-01: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-03: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-04: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-05: CTL unknown AGGR
FlexibleBarrier-PT-04b-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-07: CTL unknown AGGR
FlexibleBarrier-PT-04b-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-09: EXEF true state space /EXEF
FlexibleBarrier-PT-04b-CTLFireability-10: DISJ true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-12: EFAG true tscc_search
FlexibleBarrier-PT-04b-CTLFireability-13: CTL true CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-04b-CTLFireability-15: CONJ false CTL model checker


Time elapsed: 125 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-04b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FlexibleBarrier-PT-04b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853100450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-04b.tgz
mv FlexibleBarrier-PT-04b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;