About the Execution of LoLa+red for FamilyReunion-COL-L00100M0010C005P005G002
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 1542478.00 | 0.00 | 0.00 | ????TTT????????T | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852900321.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852900321
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 640K
-rw-r--r-- 1 mcc users 7.0K Feb 26 13:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 26 13:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 12:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 12:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 15:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Feb 26 15:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Feb 26 14:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 14:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 140K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-05
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-06
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14
FORMULA_NAME FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678450215861
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-COL-L00100M0010C005P005G002
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 12:10:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 12:10:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 12:10:17] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-10 12:10:17] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-10 12:10:17] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 492 ms
[2023-03-10 12:10:17] [INFO ] Detected 5 constant HL places corresponding to 31 PT places.
[2023-03-10 12:10:17] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 40706 PT places and 36972.0 transition bindings in 179 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 17 ms.
[2023-03-10 12:10:18] [INFO ] Built PT skeleton of HLPN with 104 places and 66 transitions 198 arcs in 7 ms.
[2023-03-10 12:10:18] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 104 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 104 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Remains 15 properties that can be checked using skeleton over-approximation.
Reduce places removed 5 places and 0 transitions.
Computed a total of 99 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 99 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Incomplete random walk after 10006 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 75) seen :40
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Running SMT prover for 35 properties.
// Phase 1: matrix 66 rows 99 cols
[2023-03-10 12:10:18] [INFO ] Computed 33 place invariants in 10 ms
[2023-03-10 12:10:18] [INFO ] [Real]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-10 12:10:18] [INFO ] [Real]Absence check using 4 positive and 29 generalized place invariants in 7 ms returned sat
[2023-03-10 12:10:18] [INFO ] After 310ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:35
[2023-03-10 12:10:18] [INFO ] [Nat]Absence check using 4 positive place invariants in 1 ms returned sat
[2023-03-10 12:10:18] [INFO ] [Nat]Absence check using 4 positive and 29 generalized place invariants in 6 ms returned sat
[2023-03-10 12:10:19] [INFO ] After 150ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :31
[2023-03-10 12:10:19] [INFO ] After 373ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :31
Attempting to minimize the solution found.
Minimization took 132 ms.
[2023-03-10 12:10:19] [INFO ] After 691ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :31
Fused 35 Parikh solutions to 31 different solutions.
Finished Parikh walk after 822 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=274 )
Parikh walk visited 31 properties in 2737 ms.
Successfully simplified 4 atomic propositions for a total of 15 simplifications.
[2023-03-10 12:10:22] [INFO ] Flatten gal took : 31 ms
[2023-03-10 12:10:22] [INFO ] Flatten gal took : 8 ms
Transition Gate2ANDJoin forces synchronizations/join behavior on parameter l of sort LegalResident
Transition ReceiveLangChoice forces synchronizations/join behavior on parameter m of sort MICSystem
Symmetric sort wr.t. initial and guards and successors and join/free detected :CINFORMI
Symmetric sort wr.t. initial detected :CINFORMI
Symmetric sort wr.t. initial and guards detected :CINFORMI
Applying symmetric unfolding of full symmetric sort :CINFORMI domain size was 6
Transition Gate1ANDJoin forces synchronizations/join behavior on parameter p of sort PublicAdminOffice
Symmetric sort wr.t. initial and guards and successors and join/free detected :GovernmentCommission
Symmetric sort wr.t. initial detected :GovernmentCommission
Symmetric sort wr.t. initial and guards detected :GovernmentCommission
Applying symmetric unfolding of full symmetric sort :GovernmentCommission domain size was 3
Symmetric sort wr.t. initial and guards and successors and join/free detected :Response
Symmetric sort wr.t. initial detected :Response
Transition SendClearanceToRel : guard parameter $r(Response:2) in guard (EQ $r 0)introduces in Response(2) partition with 2 elements
[2023-03-10 12:10:22] [INFO ] Unfolded HLPN to a Petri net with 37039 places and 31114 transitions 89397 arcs in 178 ms.
[2023-03-10 12:10:22] [INFO ] Unfolded 15 HLPN properties in 5 ms.
Deduced a syphon composed of 101 places in 165 ms
Reduce places removed 122 places and 0 transitions.
Support contains 25380 out of 36917 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 36917/36917 places, 31114/31114 transitions.
Reduce places removed 112 places and 0 transitions.
Discarding 2323 places :
Implicit places reduction removed 2323 places
Iterating post reduction 0 with 2435 rules applied. Total rules applied 2435 place count 34482 transition count 31114
Discarding 505 places :
Symmetric choice reduction at 1 with 505 rule applications. Total rules 2940 place count 33977 transition count 30609
Iterating global reduction 1 with 505 rules applied. Total rules applied 3445 place count 33977 transition count 30609
Applied a total of 3445 rules in 4694 ms. Remains 33977 /36917 variables (removed 2940) and now considering 30609/31114 (removed 505) transitions.
// Phase 1: matrix 30609 rows 33977 cols
[2023-03-10 12:10:30] [INFO ] Computed 6378 place invariants in 2591 ms
[2023-03-10 12:10:33] [INFO ] Implicit Places using invariants in 5433 ms returned []
Implicit Place search using SMT only with invariants took 5436 ms to find 0 implicit places.
[2023-03-10 12:10:33] [INFO ] Invariant cache hit.
[2023-03-10 12:10:36] [INFO ] Dead Transitions using invariants and state equation in 2960 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 33977/36917 places, 30609/31114 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13096 ms. Remains : 33977/36917 places, 30609/31114 transitions.
Support contains 25380 out of 33977 places after structural reductions.
[2023-03-10 12:10:37] [INFO ] Flatten gal took : 1050 ms
[2023-03-10 12:10:38] [INFO ] Flatten gal took : 876 ms
[2023-03-10 12:10:41] [INFO ] Input system was already deterministic with 30609 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 2207 ms. (steps per millisecond=4 ) properties (out of 76) seen :25
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=20 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=13 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=23 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Running SMT prover for 51 properties.
[2023-03-10 12:10:44] [INFO ] Invariant cache hit.
[2023-03-10 12:11:09] [INFO ] [Real]Absence check using 301 positive place invariants in 583 ms returned unknown
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 12:11:09] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 12:11:09] [INFO ] After 25088ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 51 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 20317 out of 33977 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Graph (complete) has 49300 edges and 33977 vertex of which 33756 are kept as prefixes of interest. Removing 221 places using SCC suffix rule.59 ms
Discarding 221 places :
Also discarding 107 output transitions
Drop transitions removed 107 transitions
Discarding 1313 places :
Implicit places reduction removed 1313 places
Drop transitions removed 606 transitions
Trivial Post-agglo rules discarded 606 transitions
Performed 606 trivial Post agglomeration. Transition count delta: 606
Iterating post reduction 0 with 1919 rules applied. Total rules applied 1920 place count 32443 transition count 29896
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 1 with 606 rules applied. Total rules applied 2526 place count 31837 transition count 29896
Performed 1818 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1818 Pre rules applied. Total rules applied 2526 place count 31837 transition count 28078
Deduced a syphon composed of 1818 places in 32 ms
Reduce places removed 1818 places and 0 transitions.
Iterating global reduction 2 with 3636 rules applied. Total rules applied 6162 place count 30019 transition count 28078
Discarding 1116 places :
Symmetric choice reduction at 2 with 1116 rule applications. Total rules 7278 place count 28903 transition count 26462
Iterating global reduction 2 with 1116 rules applied. Total rules applied 8394 place count 28903 transition count 26462
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 2 with 101 rules applied. Total rules applied 8495 place count 28802 transition count 26462
Discarding 101 places :
Symmetric choice reduction at 3 with 101 rule applications. Total rules 8596 place count 28701 transition count 26361
Iterating global reduction 3 with 101 rules applied. Total rules applied 8697 place count 28701 transition count 26361
Ensure Unique test removed 101 transitions
Reduce isomorphic transitions removed 101 transitions.
Iterating post reduction 3 with 101 rules applied. Total rules applied 8798 place count 28701 transition count 26260
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Deduced a syphon composed of 101 places in 25 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 4 with 202 rules applied. Total rules applied 9000 place count 28600 transition count 26159
Applied a total of 9000 rules in 9554 ms. Remains 28600 /33977 variables (removed 5377) and now considering 26159/30609 (removed 4450) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9557 ms. Remains : 28600/33977 places, 26159/30609 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1815 ms. (steps per millisecond=5 ) properties (out of 51) seen :6
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 72 ms. (steps per millisecond=13 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Running SMT prover for 45 properties.
// Phase 1: matrix 26159 rows 28600 cols
[2023-03-10 12:11:23] [INFO ] Computed 4956 place invariants in 1605 ms
[2023-03-10 12:11:41] [INFO ] After 17844ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:45
[2023-03-10 12:11:58] [INFO ] [Nat]Absence check using 201 positive place invariants in 356 ms returned sat
[2023-03-10 12:12:02] [INFO ] [Nat]Absence check using 201 positive and 4755 generalized place invariants in 3980 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 12:12:06] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 12:12:06] [INFO ] After 25084ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:45
Fused 45 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 18498 out of 28600 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 28600/28600 places, 26159/26159 transitions.
Discarding 1212 places :
Implicit places reduction removed 1212 places
Iterating post reduction 0 with 1212 rules applied. Total rules applied 1212 place count 27388 transition count 26159
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 101 Pre rules applied. Total rules applied 1212 place count 27388 transition count 26058
Deduced a syphon composed of 101 places in 25 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 1 with 202 rules applied. Total rules applied 1414 place count 27287 transition count 26058
Free-agglomeration rule (complex) applied 101 times.
Iterating global reduction 1 with 101 rules applied. Total rules applied 1515 place count 27287 transition count 25957
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 1 with 101 rules applied. Total rules applied 1616 place count 27186 transition count 25957
Applied a total of 1616 rules in 4302 ms. Remains 27186 /28600 variables (removed 1414) and now considering 25957/26159 (removed 202) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4304 ms. Remains : 27186/28600 places, 25957/26159 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1816 ms. (steps per millisecond=5 ) properties (out of 43) seen :2
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 72 ms. (steps per millisecond=13 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Interrupted probabilistic random walk after 40182 steps, run timeout after 6048 ms. (steps per millisecond=6 ) properties seen :{}
Probabilistic random walk after 40182 steps, saw 40141 distinct states, run finished after 6049 ms. (steps per millisecond=6 ) properties seen :0
Running SMT prover for 41 properties.
// Phase 1: matrix 25957 rows 27186 cols
[2023-03-10 12:12:20] [INFO ] Computed 3744 place invariants in 1567 ms
[2023-03-10 12:12:37] [INFO ] [Real]Absence check using 201 positive place invariants in 371 ms returned sat
[2023-03-10 12:12:40] [INFO ] [Real]Absence check using 201 positive and 3543 generalized place invariants in 3158 ms returned sat
[2023-03-10 12:12:42] [INFO ] After 21268ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:41
[2023-03-10 12:12:57] [INFO ] [Nat]Absence check using 201 positive place invariants in 331 ms returned sat
[2023-03-10 12:13:00] [INFO ] [Nat]Absence check using 201 positive and 3543 generalized place invariants in 2913 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:621)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 12:13:07] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 12:13:07] [INFO ] After 25065ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:41
Fused 41 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 18397 out of 27186 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27186/27186 places, 25957/25957 transitions.
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Iterating post reduction 0 with 101 rules applied. Total rules applied 101 place count 27186 transition count 25856
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 1 with 101 rules applied. Total rules applied 202 place count 27085 transition count 25856
Applied a total of 202 rules in 2007 ms. Remains 27085 /27186 variables (removed 101) and now considering 25856/25957 (removed 101) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2007 ms. Remains : 27085/27186 places, 25856/25957 transitions.
Successfully simplified 2 atomic propositions for a total of 15 simplifications.
[2023-03-10 12:13:10] [INFO ] Flatten gal took : 740 ms
[2023-03-10 12:13:11] [INFO ] Flatten gal took : 751 ms
[2023-03-10 12:13:13] [INFO ] Input system was already deterministic with 30609 transitions.
Computed a total of 33977 stabilizing places and 30609 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 33977 transition count 30609
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 1 formulas.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 15 places and 0 transitions.
Discarding 4747 places :
Implicit places reduction removed 4747 places
Iterating post reduction 0 with 4762 rules applied. Total rules applied 4762 place count 29215 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4767 place count 29210 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4772 place count 29210 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 4873 place count 29109 transition count 30104
Applied a total of 4873 rules in 482 ms. Remains 29109 /33977 variables (removed 4868) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 484 ms. Remains : 29109/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:14] [INFO ] Flatten gal took : 609 ms
[2023-03-10 12:13:15] [INFO ] Flatten gal took : 680 ms
[2023-03-10 12:13:17] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Graph (complete) has 49300 edges and 33977 vertex of which 31428 are kept as prefixes of interest. Removing 2549 places using SCC suffix rule.66 ms
Discarding 2549 places :
Also discarding 2127 output transitions
Drop transitions removed 2127 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 3535 places :
Implicit places reduction removed 3535 places
Drop transitions removed 13736 transitions
Trivial Post-agglo rules discarded 13736 transitions
Performed 13736 trivial Post agglomeration. Transition count delta: 13736
Iterating post reduction 0 with 17271 rules applied. Total rules applied 17272 place count 27792 transition count 14645
Reduce places removed 13736 places and 0 transitions.
Performed 1111 Post agglomeration using F-continuation condition.Transition count delta: 1111
Iterating post reduction 1 with 14847 rules applied. Total rules applied 32119 place count 14056 transition count 13534
Reduce places removed 1111 places and 0 transitions.
Iterating post reduction 2 with 1111 rules applied. Total rules applied 33230 place count 12945 transition count 13534
Performed 2828 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2828 Pre rules applied. Total rules applied 33230 place count 12945 transition count 10706
Deduced a syphon composed of 2828 places in 5 ms
Ensure Unique test removed 1919 places
Reduce places removed 4747 places and 0 transitions.
Iterating global reduction 3 with 7575 rules applied. Total rules applied 40805 place count 8198 transition count 10706
Discarding 101 places :
Implicit places reduction removed 101 places
Drop transitions removed 606 transitions
Trivial Post-agglo rules discarded 606 transitions
Performed 606 trivial Post agglomeration. Transition count delta: 606
Iterating post reduction 3 with 707 rules applied. Total rules applied 41512 place count 8097 transition count 10100
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 4 with 606 rules applied. Total rules applied 42118 place count 7491 transition count 10100
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 101 Pre rules applied. Total rules applied 42118 place count 7491 transition count 9999
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 5 with 202 rules applied. Total rules applied 42320 place count 7390 transition count 9999
Discarding 2530 places :
Symmetric choice reduction at 5 with 2530 rule applications. Total rules 44850 place count 4860 transition count 6969
Iterating global reduction 5 with 2530 rules applied. Total rules applied 47380 place count 4860 transition count 6969
Ensure Unique test removed 505 transitions
Reduce isomorphic transitions removed 505 transitions.
Discarding 101 places :
Implicit places reduction removed 101 places
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Iterating post reduction 5 with 707 rules applied. Total rules applied 48087 place count 4759 transition count 6363
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 6 with 101 rules applied. Total rules applied 48188 place count 4658 transition count 6363
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 101 Pre rules applied. Total rules applied 48188 place count 4658 transition count 6262
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 7 with 202 rules applied. Total rules applied 48390 place count 4557 transition count 6262
Discarding 10 places :
Symmetric choice reduction at 7 with 10 rule applications. Total rules 48400 place count 4547 transition count 5252
Iterating global reduction 7 with 10 rules applied. Total rules applied 48410 place count 4547 transition count 5252
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 7 with 101 rules applied. Total rules applied 48511 place count 4446 transition count 5252
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 101 Pre rules applied. Total rules applied 48511 place count 4446 transition count 5151
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 8 with 202 rules applied. Total rules applied 48713 place count 4345 transition count 5151
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Deduced a syphon composed of 101 places in 1 ms
Ensure Unique test removed 101 places
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 8 with 303 rules applied. Total rules applied 49016 place count 4143 transition count 5050
Applied a total of 49016 rules in 3907 ms. Remains 4143 /33977 variables (removed 29834) and now considering 5050/30609 (removed 25559) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3908 ms. Remains : 4143/33977 places, 5050/30609 transitions.
[2023-03-10 12:13:21] [INFO ] Flatten gal took : 86 ms
[2023-03-10 12:13:21] [INFO ] Flatten gal took : 89 ms
[2023-03-10 12:13:21] [INFO ] Input system was already deterministic with 5050 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 216 places and 0 transitions.
Discarding 4747 places :
Implicit places reduction removed 4747 places
Iterating post reduction 0 with 4963 rules applied. Total rules applied 4963 place count 29014 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4968 place count 29009 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4973 place count 29009 transition count 30104
Applied a total of 4973 rules in 533 ms. Remains 29009 /33977 variables (removed 4968) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 535 ms. Remains : 29009/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:22] [INFO ] Flatten gal took : 568 ms
[2023-03-10 12:13:23] [INFO ] Flatten gal took : 612 ms
[2023-03-10 12:13:24] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 217 places and 0 transitions.
Discarding 4747 places :
Implicit places reduction removed 4747 places
Iterating post reduction 0 with 4964 rules applied. Total rules applied 4964 place count 29013 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4969 place count 29008 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4974 place count 29008 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 5075 place count 28907 transition count 30104
Applied a total of 5075 rules in 384 ms. Remains 28907 /33977 variables (removed 5070) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 386 ms. Remains : 28907/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:25] [INFO ] Flatten gal took : 581 ms
[2023-03-10 12:13:26] [INFO ] Flatten gal took : 628 ms
[2023-03-10 12:13:27] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 216 places and 0 transitions.
Discarding 4747 places :
Implicit places reduction removed 4747 places
Iterating post reduction 0 with 4963 rules applied. Total rules applied 4963 place count 29014 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4968 place count 29009 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4973 place count 29009 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 5074 place count 28908 transition count 30104
Applied a total of 5074 rules in 392 ms. Remains 28908 /33977 variables (removed 5069) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 393 ms. Remains : 28908/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:28] [INFO ] Flatten gal took : 547 ms
[2023-03-10 12:13:29] [INFO ] Flatten gal took : 607 ms
[2023-03-10 12:13:30] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Graph (complete) has 49300 edges and 33977 vertex of which 24352 are kept as prefixes of interest. Removing 9625 places using SCC suffix rule.28 ms
Discarding 9625 places :
Also discarding 8894 output transitions
Drop transitions removed 8894 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 4444 places :
Implicit places reduction removed 4444 places
Drop transitions removed 15655 transitions
Trivial Post-agglo rules discarded 15655 transitions
Performed 15655 trivial Post agglomeration. Transition count delta: 15655
Iterating post reduction 0 with 20099 rules applied. Total rules applied 20100 place count 19807 transition count 5959
Reduce places removed 15655 places and 0 transitions.
Iterating post reduction 1 with 15655 rules applied. Total rules applied 35755 place count 4152 transition count 5959
Performed 202 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 202 Pre rules applied. Total rules applied 35755 place count 4152 transition count 5757
Deduced a syphon composed of 202 places in 1 ms
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 2 with 404 rules applied. Total rules applied 36159 place count 3950 transition count 5757
Discarding 2020 places :
Symmetric choice reduction at 2 with 2020 rule applications. Total rules 38179 place count 1930 transition count 3737
Iterating global reduction 2 with 2020 rules applied. Total rules applied 40199 place count 1930 transition count 3737
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 101 Pre rules applied. Total rules applied 40199 place count 1930 transition count 3636
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 2 with 202 rules applied. Total rules applied 40401 place count 1829 transition count 3636
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 40411 place count 1819 transition count 2626
Iterating global reduction 2 with 10 rules applied. Total rules applied 40421 place count 1819 transition count 2626
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 2 with 101 rules applied. Total rules applied 40522 place count 1718 transition count 2626
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 101 Pre rules applied. Total rules applied 40522 place count 1718 transition count 2525
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 3 with 202 rules applied. Total rules applied 40724 place count 1617 transition count 2525
Discarding 1010 places :
Symmetric choice reduction at 3 with 1010 rule applications. Total rules 41734 place count 607 transition count 1515
Iterating global reduction 3 with 1010 rules applied. Total rules applied 42744 place count 607 transition count 1515
Ensure Unique test removed 1010 transitions
Reduce isomorphic transitions removed 1010 transitions.
Iterating post reduction 3 with 1010 rules applied. Total rules applied 43754 place count 607 transition count 505
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 101 Pre rules applied. Total rules applied 43754 place count 607 transition count 404
Deduced a syphon composed of 101 places in 0 ms
Ensure Unique test removed 101 places
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 4 with 303 rules applied. Total rules applied 44057 place count 405 transition count 404
Reduce places removed 101 places and 101 transitions.
Iterating global reduction 4 with 101 rules applied. Total rules applied 44158 place count 304 transition count 303
Applied a total of 44158 rules in 710 ms. Remains 304 /33977 variables (removed 33673) and now considering 303/30609 (removed 30306) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 712 ms. Remains : 304/33977 places, 303/30609 transitions.
[2023-03-10 12:13:31] [INFO ] Flatten gal took : 5 ms
[2023-03-10 12:13:31] [INFO ] Flatten gal took : 5 ms
[2023-03-10 12:13:31] [INFO ] Input system was already deterministic with 303 transitions.
Finished random walk after 169 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=56 )
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Graph (complete) has 49300 edges and 33977 vertex of which 32844 are kept as prefixes of interest. Removing 1133 places using SCC suffix rule.32 ms
Discarding 1133 places :
Also discarding 915 output transitions
Drop transitions removed 915 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 4646 places :
Implicit places reduction removed 4646 places
Drop transitions removed 14443 transitions
Trivial Post-agglo rules discarded 14443 transitions
Performed 14443 trivial Post agglomeration. Transition count delta: 14443
Iterating post reduction 0 with 19089 rules applied. Total rules applied 19090 place count 28097 transition count 15150
Reduce places removed 14443 places and 0 transitions.
Performed 1111 Post agglomeration using F-continuation condition.Transition count delta: 1111
Iterating post reduction 1 with 15554 rules applied. Total rules applied 34644 place count 13654 transition count 14039
Reduce places removed 1111 places and 0 transitions.
Iterating post reduction 2 with 1111 rules applied. Total rules applied 35755 place count 12543 transition count 14039
Performed 1818 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1818 Pre rules applied. Total rules applied 35755 place count 12543 transition count 12221
Deduced a syphon composed of 1818 places in 6 ms
Ensure Unique test removed 909 places
Reduce places removed 2727 places and 0 transitions.
Iterating global reduction 3 with 4545 rules applied. Total rules applied 40300 place count 9816 transition count 12221
Drop transitions removed 707 transitions
Trivial Post-agglo rules discarded 707 transitions
Performed 707 trivial Post agglomeration. Transition count delta: 707
Iterating post reduction 3 with 707 rules applied. Total rules applied 41007 place count 9816 transition count 11514
Reduce places removed 707 places and 0 transitions.
Iterating post reduction 4 with 707 rules applied. Total rules applied 41714 place count 9109 transition count 11514
Discarding 2530 places :
Symmetric choice reduction at 5 with 2530 rule applications. Total rules 44244 place count 6579 transition count 8484
Iterating global reduction 5 with 2530 rules applied. Total rules applied 46774 place count 6579 transition count 8484
Ensure Unique test removed 505 transitions
Reduce isomorphic transitions removed 505 transitions.
Discarding 202 places :
Implicit places reduction removed 202 places
Drop transitions removed 404 transitions
Trivial Post-agglo rules discarded 404 transitions
Performed 404 trivial Post agglomeration. Transition count delta: 404
Iterating post reduction 5 with 1111 rules applied. Total rules applied 47885 place count 6377 transition count 7575
Reduce places removed 404 places and 0 transitions.
Iterating post reduction 6 with 404 rules applied. Total rules applied 48289 place count 5973 transition count 7575
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 101 Pre rules applied. Total rules applied 48289 place count 5973 transition count 7474
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 7 with 202 rules applied. Total rules applied 48491 place count 5872 transition count 7474
Discarding 10 places :
Symmetric choice reduction at 7 with 10 rule applications. Total rules 48501 place count 5862 transition count 6464
Iterating global reduction 7 with 10 rules applied. Total rules applied 48511 place count 5862 transition count 6464
Discarding 101 places :
Implicit places reduction removed 101 places
Drop transitions removed 101 transitions
Trivial Post-agglo rules discarded 101 transitions
Performed 101 trivial Post agglomeration. Transition count delta: 101
Iterating post reduction 7 with 202 rules applied. Total rules applied 48713 place count 5761 transition count 6363
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 8 with 101 rules applied. Total rules applied 48814 place count 5660 transition count 6363
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 101 Pre rules applied. Total rules applied 48814 place count 5660 transition count 6262
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 49016 place count 5559 transition count 6262
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 49218 place count 5458 transition count 6161
Applied a total of 49218 rules in 3339 ms. Remains 5458 /33977 variables (removed 28519) and now considering 6161/30609 (removed 24448) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3344 ms. Remains : 5458/33977 places, 6161/30609 transitions.
[2023-03-10 12:13:35] [INFO ] Flatten gal took : 111 ms
[2023-03-10 12:13:35] [INFO ] Flatten gal took : 122 ms
[2023-03-10 12:13:35] [INFO ] Input system was already deterministic with 6161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 115 places and 0 transitions.
Discarding 3535 places :
Implicit places reduction removed 3535 places
Iterating post reduction 0 with 3650 rules applied. Total rules applied 3650 place count 30327 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 3655 place count 30322 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 3660 place count 30322 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 3761 place count 30221 transition count 30104
Applied a total of 3761 rules in 690 ms. Remains 30221 /33977 variables (removed 3756) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 691 ms. Remains : 30221/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:37] [INFO ] Flatten gal took : 609 ms
[2023-03-10 12:13:37] [INFO ] Flatten gal took : 643 ms
[2023-03-10 12:13:38] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Graph (complete) has 49300 edges and 33977 vertex of which 33059 are kept as prefixes of interest. Removing 918 places using SCC suffix rule.35 ms
Discarding 918 places :
Also discarding 707 output transitions
Drop transitions removed 707 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 4747 places :
Implicit places reduction removed 4747 places
Drop transitions removed 9797 transitions
Trivial Post-agglo rules discarded 9797 transitions
Performed 9797 trivial Post agglomeration. Transition count delta: 9797
Iterating post reduction 0 with 14544 rules applied. Total rules applied 14545 place count 28211 transition count 20004
Reduce places removed 9797 places and 0 transitions.
Performed 2323 Post agglomeration using F-continuation condition.Transition count delta: 2323
Iterating post reduction 1 with 12120 rules applied. Total rules applied 26665 place count 18414 transition count 17681
Reduce places removed 2323 places and 0 transitions.
Iterating post reduction 2 with 2323 rules applied. Total rules applied 28988 place count 16091 transition count 17681
Performed 1313 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1313 Pre rules applied. Total rules applied 28988 place count 16091 transition count 16368
Deduced a syphon composed of 1313 places in 8 ms
Ensure Unique test removed 303 places
Reduce places removed 1616 places and 0 transitions.
Iterating global reduction 3 with 2929 rules applied. Total rules applied 31917 place count 14475 transition count 16368
Discarding 707 places :
Implicit places reduction removed 707 places
Drop transitions removed 101 transitions
Trivial Post-agglo rules discarded 101 transitions
Performed 101 trivial Post agglomeration. Transition count delta: 101
Iterating post reduction 3 with 808 rules applied. Total rules applied 32725 place count 13768 transition count 16267
Reduce places removed 101 places and 0 transitions.
Performed 606 Post agglomeration using F-continuation condition.Transition count delta: 606
Iterating post reduction 4 with 707 rules applied. Total rules applied 33432 place count 13667 transition count 15661
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 5 with 606 rules applied. Total rules applied 34038 place count 13061 transition count 15661
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 101 Pre rules applied. Total rules applied 34038 place count 13061 transition count 15560
Deduced a syphon composed of 101 places in 7 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 6 with 202 rules applied. Total rules applied 34240 place count 12960 transition count 15560
Discarding 2530 places :
Symmetric choice reduction at 6 with 2530 rule applications. Total rules 36770 place count 10430 transition count 12530
Iterating global reduction 6 with 2530 rules applied. Total rules applied 39300 place count 10430 transition count 12530
Discarding 101 places :
Implicit places reduction removed 101 places
Drop transitions removed 303 transitions
Trivial Post-agglo rules discarded 303 transitions
Performed 303 trivial Post agglomeration. Transition count delta: 303
Iterating post reduction 6 with 404 rules applied. Total rules applied 39704 place count 10329 transition count 12227
Reduce places removed 303 places and 0 transitions.
Iterating post reduction 7 with 303 rules applied. Total rules applied 40007 place count 10026 transition count 12227
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 101 Pre rules applied. Total rules applied 40007 place count 10026 transition count 12126
Deduced a syphon composed of 101 places in 4 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 8 with 202 rules applied. Total rules applied 40209 place count 9925 transition count 12126
Discarding 505 places :
Symmetric choice reduction at 8 with 505 rule applications. Total rules 40714 place count 9420 transition count 11621
Iterating global reduction 8 with 505 rules applied. Total rules applied 41219 place count 9420 transition count 11621
Performed 202 Post agglomeration using F-continuation condition.Transition count delta: 202
Deduced a syphon composed of 202 places in 4 ms
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 8 with 404 rules applied. Total rules applied 41623 place count 9218 transition count 11419
Applied a total of 41623 rules in 6030 ms. Remains 9218 /33977 variables (removed 24759) and now considering 11419/30609 (removed 19190) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6030 ms. Remains : 9218/33977 places, 11419/30609 transitions.
[2023-03-10 12:13:45] [INFO ] Flatten gal took : 201 ms
[2023-03-10 12:13:45] [INFO ] Flatten gal took : 235 ms
[2023-03-10 12:13:46] [INFO ] Input system was already deterministic with 11419 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 216 places and 0 transitions.
Discarding 3636 places :
Implicit places reduction removed 3636 places
Iterating post reduction 0 with 3852 rules applied. Total rules applied 3852 place count 30125 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 3857 place count 30120 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 3862 place count 30120 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 3963 place count 30019 transition count 30104
Applied a total of 3963 rules in 373 ms. Remains 30019 /33977 variables (removed 3958) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 375 ms. Remains : 30019/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:47] [INFO ] Flatten gal took : 571 ms
[2023-03-10 12:13:47] [INFO ] Flatten gal took : 629 ms
[2023-03-10 12:13:49] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 211 places and 0 transitions.
Discarding 3636 places :
Implicit places reduction removed 3636 places
Iterating post reduction 0 with 3847 rules applied. Total rules applied 3847 place count 30130 transition count 30609
Applied a total of 3847 rules in 276 ms. Remains 30130 /33977 variables (removed 3847) and now considering 30609/30609 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 276 ms. Remains : 30130/33977 places, 30609/30609 transitions.
[2023-03-10 12:13:50] [INFO ] Flatten gal took : 595 ms
[2023-03-10 12:13:50] [INFO ] Flatten gal took : 629 ms
[2023-03-10 12:13:51] [INFO ] Input system was already deterministic with 30609 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 217 places and 0 transitions.
Discarding 3636 places :
Implicit places reduction removed 3636 places
Iterating post reduction 0 with 3853 rules applied. Total rules applied 3853 place count 30124 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 3858 place count 30119 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 3863 place count 30119 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 3964 place count 30018 transition count 30104
Applied a total of 3964 rules in 370 ms. Remains 30018 /33977 variables (removed 3959) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 371 ms. Remains : 30018/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:52] [INFO ] Flatten gal took : 559 ms
[2023-03-10 12:13:53] [INFO ] Flatten gal took : 703 ms
[2023-03-10 12:13:54] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 216 places and 0 transitions.
Discarding 4646 places :
Implicit places reduction removed 4646 places
Iterating post reduction 0 with 4862 rules applied. Total rules applied 4862 place count 29115 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4867 place count 29110 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4872 place count 29110 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 4973 place count 29009 transition count 30104
Applied a total of 4973 rules in 561 ms. Remains 29009 /33977 variables (removed 4968) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 563 ms. Remains : 29009/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:56] [INFO ] Flatten gal took : 559 ms
[2023-03-10 12:13:56] [INFO ] Flatten gal took : 579 ms
[2023-03-10 12:13:57] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 216 places and 0 transitions.
Discarding 4646 places :
Implicit places reduction removed 4646 places
Iterating post reduction 0 with 4862 rules applied. Total rules applied 4862 place count 29115 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 4867 place count 29110 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 4872 place count 29110 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 4973 place count 29009 transition count 30104
Applied a total of 4973 rules in 471 ms. Remains 29009 /33977 variables (removed 4968) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 471 ms. Remains : 29009/33977 places, 30104/30609 transitions.
[2023-03-10 12:13:58] [INFO ] Flatten gal took : 549 ms
[2023-03-10 12:13:59] [INFO ] Flatten gal took : 587 ms
[2023-03-10 12:14:00] [INFO ] Input system was already deterministic with 30104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33977/33977 places, 30609/30609 transitions.
Reduce places removed 116 places and 0 transitions.
Discarding 3636 places :
Implicit places reduction removed 3636 places
Iterating post reduction 0 with 3752 rules applied. Total rules applied 3752 place count 30225 transition count 30609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 3757 place count 30220 transition count 30104
Iterating global reduction 1 with 5 rules applied. Total rules applied 3762 place count 30220 transition count 30104
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 1 with 101 rules applied. Total rules applied 3863 place count 30119 transition count 30104
Applied a total of 3863 rules in 413 ms. Remains 30119 /33977 variables (removed 3858) and now considering 30104/30609 (removed 505) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 414 ms. Remains : 30119/33977 places, 30104/30609 transitions.
[2023-03-10 12:14:01] [INFO ] Flatten gal took : 572 ms
[2023-03-10 12:14:02] [INFO ] Flatten gal took : 601 ms
[2023-03-10 12:14:03] [INFO ] Input system was already deterministic with 30104 transitions.
Support contains 0 out of 30119 places (down from 3737) after GAL structural reductions.
[2023-03-10 12:14:04] [INFO ] Flatten gal took : 693 ms
[2023-03-10 12:14:05] [INFO ] Flatten gal took : 732 ms
[2023-03-10 12:14:06] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 20 ms.
[2023-03-10 12:14:06] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 33977 places, 30609 transitions and 82024 arcs took 99 ms.
Total runtime 229292 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FamilyReunion-COL-L00100M0010C005P005G002
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678451758339
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 70 (type CNST) for 63 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 66 (type CNST) for 63 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 70 (type CNST) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15
lola: result : true
lola: FINISHED task # 66 (type CNST) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 74 (type SKEL/SRCH) for 9 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 75 (type SKEL/SRCH) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 76 (type SKEL/SRCH) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 4 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type SKEL/SRCH) for 9 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 78 (type SKEL/FNDP) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type SKEL/EQUN) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/SRCH) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 81 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: markings : 302
lola: fired transitions : 301
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 78 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: CANCELED task # 80 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: FINISHED task # 79 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type SKEL/FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: fired transitions : 300
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/372/CTLCardinality-80.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 80 (type SKEL/EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 83 (type SKEL/SRCH) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type SKEL/SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 1
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 86 (type EXCL) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 187 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 84 (type FNDP) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type SRCH) for 16 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 87 (type SRCH) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 86 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: markings : 64
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 84 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: CANCELED task # 85 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: FINISHED task # 84 (type FNDP) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : unknown
lola: fired transitions : 22
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/372/CTLCardinality-85.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07
lola: time limit : 214 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/214 2/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 20525 m, 4105 m/sec, 20792 t fired, .
Time elapsed: 1036 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/214 3/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 43145 m, 4524 m/sec, 44073 t fired, .
Time elapsed: 1041 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/214 4/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 65746 m, 4520 m/sec, 67335 t fired, .
Time elapsed: 1046 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/214 6/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 88203 m, 4491 m/sec, 90547 t fired, .
Time elapsed: 1051 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/214 7/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 110352 m, 4429 m/sec, 113648 t fired, .
Time elapsed: 1056 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 85 (type EQUN) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/214 8/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 133595 m, 4648 m/sec, 137667 t fired, .
Time elapsed: 1061 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/214 9/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 158447 m, 4970 m/sec, 163423 t fired, .
Time elapsed: 1066 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/214 11/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 181967 m, 4704 m/sec, 187827 t fired, .
Time elapsed: 1071 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/214 12/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 205573 m, 4721 m/sec, 212369 t fired, .
Time elapsed: 1076 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/214 13/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 230241 m, 4933 m/sec, 238014 t fired, .
Time elapsed: 1081 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/214 14/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 254280 m, 4807 m/sec, 263099 t fired, .
Time elapsed: 1086 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/214 16/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 277226 m, 4589 m/sec, 287090 t fired, .
Time elapsed: 1091 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 65/214 17/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 300494 m, 4653 m/sec, 311526 t fired, .
Time elapsed: 1096 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 70/214 18/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 323834 m, 4668 m/sec, 336247 t fired, .
Time elapsed: 1101 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 75/214 19/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 348284 m, 4890 m/sec, 361534 t fired, .
Time elapsed: 1106 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 80/214 21/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 372748 m, 4892 m/sec, 386998 t fired, .
Time elapsed: 1111 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 85/214 22/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 396866 m, 4823 m/sec, 412115 t fired, .
Time elapsed: 1116 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 90/214 23/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 420808 m, 4788 m/sec, 437213 t fired, .
Time elapsed: 1121 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 95/214 24/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 444414 m, 4721 m/sec, 461878 t fired, .
Time elapsed: 1126 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 100/214 25/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 467805 m, 4678 m/sec, 486179 t fired, .
Time elapsed: 1131 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 105/214 27/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 492175 m, 4874 m/sec, 511518 t fired, .
Time elapsed: 1136 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 110/214 28/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 515810 m, 4727 m/sec, 536203 t fired, .
Time elapsed: 1141 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 115/214 29/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 539687 m, 4775 m/sec, 561393 t fired, .
Time elapsed: 1146 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 120/214 31/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 563622 m, 4787 m/sec, 586334 t fired, .
Time elapsed: 1151 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 125/214 32/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 587192 m, 4714 m/sec, 611022 t fired, .
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/221 3/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 18259 m, 3651 m/sec, 20101 t fired, .
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/221 5/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 36493 m, 3646 m/sec, 38822 t fired, .
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/221 7/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 54537 m, 3608 m/sec, 57393 t fired, .
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/221 10/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 73558 m, 3804 m/sec, 76927 t fired, .
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/221 12/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 92148 m, 3718 m/sec, 96040 t fired, .
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/221 14/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 110816 m, 3733 m/sec, 115243 t fired, .
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/221 17/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 129350 m, 3706 m/sec, 134266 t fired, .
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/221 19/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 147807 m, 3691 m/sec, 153260 t fired, .
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/221 21/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 164738 m, 3386 m/sec, 174678 t fired, .
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/221 24/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 183953 m, 3843 m/sec, 194444 t fired, .
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/221 26/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 201907 m, 3590 m/sec, 212906 t fired, .
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/221 28/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 220334 m, 3685 m/sec, 231830 t fired, .
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/221 30/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 238783 m, 3689 m/sec, 250776 t fired, .
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 2 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 1 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
lola: LAUNCH task # 46 (type EXCL) for 45 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 4/231 1/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09 5241 m, 1048 m/sec, 25070 t fired, .
Time elapsed: 1288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 11/231 2/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09 11003 m, 1152 m/sec, 70245 t fired, .
Time elapsed: 1293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 16/231 2/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09 12539 m, 307 m/sec, 82279 t fired, .
Time elapsed: 1298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 21/231 2/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09 16277 m, 747 m/sec, 114055 t fired, .
Time elapsed: 1303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-15: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-10: AXAF 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 26/231 2/32 FamilyReunion-COL-L00100M0010C005P005G002-CTLCardinality-09 18174 m, 379 m/sec, 131738 t fired, .
Time elapsed: 1308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 510 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00100M0010C005P005G002"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FamilyReunion-COL-L00100M0010C005P005G002, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852900321"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00100M0010C005P005G002.tgz
mv FamilyReunion-COL-L00100M0010C005P005G002 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;