About the Execution of LoLa+red for FMS-PT-05000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5110.588 | 120224.00 | 136018.00 | 513.20 | ???T?F????T??F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852800265.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-05000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852800265
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.2K Feb 25 20:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 25 20:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 20:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 20:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 20:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Feb 25 20:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 25 20:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 25 20:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-05000-CTLCardinality-00
FORMULA_NAME FMS-PT-05000-CTLCardinality-01
FORMULA_NAME FMS-PT-05000-CTLCardinality-02
FORMULA_NAME FMS-PT-05000-CTLCardinality-03
FORMULA_NAME FMS-PT-05000-CTLCardinality-04
FORMULA_NAME FMS-PT-05000-CTLCardinality-05
FORMULA_NAME FMS-PT-05000-CTLCardinality-06
FORMULA_NAME FMS-PT-05000-CTLCardinality-07
FORMULA_NAME FMS-PT-05000-CTLCardinality-08
FORMULA_NAME FMS-PT-05000-CTLCardinality-09
FORMULA_NAME FMS-PT-05000-CTLCardinality-10
FORMULA_NAME FMS-PT-05000-CTLCardinality-11
FORMULA_NAME FMS-PT-05000-CTLCardinality-12
FORMULA_NAME FMS-PT-05000-CTLCardinality-13
FORMULA_NAME FMS-PT-05000-CTLCardinality-14
FORMULA_NAME FMS-PT-05000-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678447061122
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-05000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:17:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 11:17:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:17:42] [INFO ] Load time of PNML (sax parser for PT used): 20 ms
[2023-03-10 11:17:42] [INFO ] Transformed 22 places.
[2023-03-10 11:17:42] [INFO ] Transformed 20 transitions.
[2023-03-10 11:17:42] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 73 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 11 ms.
Initial state reduction rules removed 1 formulas.
FORMULA FMS-PT-05000-CTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:17:42] [INFO ] Computed 6 place invariants in 7 ms
[2023-03-10 11:17:42] [INFO ] Implicit Places using invariants in 123 ms returned []
[2023-03-10 11:17:42] [INFO ] Invariant cache hit.
[2023-03-10 11:17:42] [INFO ] Implicit Places using invariants and state equation in 42 ms returned []
Implicit Place search using SMT with State Equation took 190 ms to find 0 implicit places.
[2023-03-10 11:17:42] [INFO ] Invariant cache hit.
[2023-03-10 11:17:42] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 236 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:17:43] [INFO ] Flatten gal took : 16 ms
[2023-03-10 11:17:43] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:17:43] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10003 steps, including 1 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 65) seen :6
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=18 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 58) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=22 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 54) seen :4
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 50) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Running SMT prover for 47 properties.
[2023-03-10 11:17:43] [INFO ] Invariant cache hit.
[2023-03-10 11:17:43] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:17:43] [INFO ] After 115ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:46
[2023-03-10 11:17:43] [INFO ] [Nat]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-10 11:17:44] [INFO ] After 63ms SMT Verify possible using state equation in natural domain returned unsat :11 sat :36
[2023-03-10 11:17:44] [INFO ] After 176ms SMT Verify possible using trap constraints in natural domain returned unsat :11 sat :36
Attempting to minimize the solution found.
Minimization took 65 ms.
[2023-03-10 11:17:44] [INFO ] After 379ms SMT Verify possible using all constraints in natural domain returned unsat :11 sat :36
Fused 47 Parikh solutions to 36 different solutions.
Finished Parikh walk after 60271 steps, including 0 resets, run visited all 1 properties in 74 ms. (steps per millisecond=814 )
Parikh walk visited 36 properties in 25578 ms.
Successfully simplified 11 atomic propositions for a total of 15 simplifications.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 8 edges and 16 vertex of which 3 / 16 are part of one of the 1 SCC in 2 ms
Free SCC test removed 2 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 9 rules applied. Total rules applied 13 place count 14 transition count 14
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 6 rules applied. Total rules applied 19 place count 12 transition count 10
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 21 place count 10 transition count 10
Applied a total of 21 rules in 8 ms. Remains 10 /22 variables (removed 12) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 10/22 places, 10/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 11 edges and 14 vertex of which 6 / 14 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 12 rules applied. Total rules applied 17 place count 10 transition count 12
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 25 place count 6 transition count 8
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 25 place count 6 transition count 7
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 27 place count 5 transition count 7
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 28 place count 5 transition count 6
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 28 place count 5 transition count 5
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 31 place count 3 transition count 5
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 32 place count 3 transition count 4
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 33 place count 2 transition count 4
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 34 place count 2 transition count 3
Applied a total of 34 rules in 3 ms. Remains 2 /22 variables (removed 20) and now considering 3/20 (removed 17) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 2/22 places, 3/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 3 transitions.
Finished random walk after 5001 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=2500 )
FORMULA FMS-PT-05000-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 9 edges and 14 vertex of which 3 / 14 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 12 rules applied. Total rules applied 17 place count 12 transition count 12
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 22 place count 9 transition count 10
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 22 place count 9 transition count 8
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 26 place count 7 transition count 8
Applied a total of 26 rules in 2 ms. Remains 7 /22 variables (removed 15) and now considering 8/20 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 7/22 places, 8/20 transitions.
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:18:09] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:09] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 10003 steps, including 1 resets, run finished after 4 ms. (steps per millisecond=2500 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Finished probabilistic random walk after 43157 steps, run visited all 1 properties in 77 ms. (steps per millisecond=560 )
Probabilistic random walk after 43157 steps, saw 25010 distinct states, run finished after 77 ms. (steps per millisecond=560 ) properties seen :1
FORMULA FMS-PT-05000-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:18:10] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-10 11:18:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 1 ms.
Total runtime 27540 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-05000
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
FORMULA FMS-PT-05000-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-05000-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678447181346
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-05000-CTLCardinality-00
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-05: AXAG 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/257 28/32 FMS-PT-05000-CTLCardinality-00 6508361 m, 1301672 m/sec, 6537532 t fired, .
Time elapsed: 5 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for FMS-PT-05000-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-05: AXAG 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 43 (type EXCL) for 12 FMS-PT-05000-CTLCardinality-05
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for FMS-PT-05000-CTLCardinality-05
lola: result : true
lola: markings : 6392
lola: fired transitions : 6391
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-05000-CTLCardinality-14
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/299 24/32 FMS-PT-05000-CTLCardinality-14 4909700 m, 981940 m/sec, 6871552 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 41 (type EXCL) for FMS-PT-05000-CTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-05000-CTLCardinality-13
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-05000-CTLCardinality-13
lola: result : false
lola: markings : 10414
lola: fired transitions : 10415
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-05000-CTLCardinality-12
lola: time limit : 358 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/358 22/32 FMS-PT-05000-CTLCardinality-12 5340260 m, 1068052 m/sec, 7807676 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 35 (type EXCL) for FMS-PT-05000-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 2 0 0 2 0 0 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 32 (type EXCL) for 27 FMS-PT-05000-CTLCardinality-11
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for FMS-PT-05000-CTLCardinality-11
lola: result : false
lola: markings : 40001
lola: fired transitions : 40006
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 27 FMS-PT-05000-CTLCardinality-11
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: CANCELED task # 30 (type EXCL) for FMS-PT-05000-CTLCardinality-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 25 (type EXCL) for 24 FMS-PT-05000-CTLCardinality-09
lola: time limit : 509 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/509 18/32 FMS-PT-05000-CTLCardinality-09 4221392 m, 844278 m/sec, 5610050 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for FMS-PT-05000-CTLCardinality-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 FMS-PT-05000-CTLCardinality-08
lola: time limit : 592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/592 25/32 FMS-PT-05000-CTLCardinality-08 5716646 m, 1143329 m/sec, 8292866 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 22 (type EXCL) for FMS-PT-05000-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-05000-CTLCardinality-07
lola: time limit : 709 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/709 24/32 FMS-PT-05000-CTLCardinality-07 5019441 m, 1003888 m/sec, 7026357 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 19 (type EXCL) for FMS-PT-05000-CTLCardinality-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-05000-CTLCardinality-06
lola: time limit : 883 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/883 24/32 FMS-PT-05000-CTLCardinality-06 5047096 m, 1009419 m/sec, 7065438 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for FMS-PT-05000-CTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-05000-CTLCardinality-04
lola: time limit : 1175 sec
lola: memory limit: 32 pages
lola: CANCELED task # 10 (type EXCL) for FMS-PT-05000-CTLCardinality-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-05000-CTLCardinality-01
lola: time limit : 1760 sec
lola: memory limit: 32 pages
lola: CANCELED task # 4 (type EXCL) for FMS-PT-05000-CTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-05000-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-05000-CTLCardinality-02
lola: time limit : 3515 sec
lola: memory limit: 32 pages
lola: CANCELED task # 7 (type EXCL) for FMS-PT-05000-CTLCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-05000-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-11: DISJ 0 0 0 0 3 0 1 0
FMS-PT-05000-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-05000-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-05000-CTLCardinality-00: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-01: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-02: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-04: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-05: AXAG false state space /EXEF
FMS-PT-05000-CTLCardinality-06: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-07: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-08: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-09: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-11: DISJ unknown DISJ
FMS-PT-05000-CTLCardinality-12: CTL unknown AGGR
FMS-PT-05000-CTLCardinality-13: CTL false CTL model checker
FMS-PT-05000-CTLCardinality-14: CTL unknown AGGR
Time elapsed: 90 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-05000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-05000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852800265"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-05000.tgz
mv FMS-PT-05000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;