About the Execution of LoLa+red for FMS-PT-01000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6096.884 | 147359.00 | 131356.00 | 913.60 | TF??T???FTTTT?F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852800250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-01000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852800250
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 8.0K Feb 25 20:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 20:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 25 20:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K Feb 25 20:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 25 20:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 25 20:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 20:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-01000-CTLFireability-00
FORMULA_NAME FMS-PT-01000-CTLFireability-01
FORMULA_NAME FMS-PT-01000-CTLFireability-02
FORMULA_NAME FMS-PT-01000-CTLFireability-03
FORMULA_NAME FMS-PT-01000-CTLFireability-04
FORMULA_NAME FMS-PT-01000-CTLFireability-05
FORMULA_NAME FMS-PT-01000-CTLFireability-06
FORMULA_NAME FMS-PT-01000-CTLFireability-07
FORMULA_NAME FMS-PT-01000-CTLFireability-08
FORMULA_NAME FMS-PT-01000-CTLFireability-09
FORMULA_NAME FMS-PT-01000-CTLFireability-10
FORMULA_NAME FMS-PT-01000-CTLFireability-11
FORMULA_NAME FMS-PT-01000-CTLFireability-12
FORMULA_NAME FMS-PT-01000-CTLFireability-13
FORMULA_NAME FMS-PT-01000-CTLFireability-14
FORMULA_NAME FMS-PT-01000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678446873882
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-01000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:14:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:14:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:14:35] [INFO ] Load time of PNML (sax parser for PT used): 21 ms
[2023-03-10 11:14:35] [INFO ] Transformed 22 places.
[2023-03-10 11:14:35] [INFO ] Transformed 20 transitions.
[2023-03-10 11:14:35] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 75 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:14:35] [INFO ] Computed 6 place invariants in 7 ms
[2023-03-10 11:14:35] [INFO ] Implicit Places using invariants in 124 ms returned []
[2023-03-10 11:14:35] [INFO ] Invariant cache hit.
[2023-03-10 11:14:35] [INFO ] Implicit Places using invariants and state equation in 51 ms returned []
Implicit Place search using SMT with State Equation took 197 ms to find 0 implicit places.
[2023-03-10 11:14:35] [INFO ] Invariant cache hit.
[2023-03-10 11:14:35] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 241 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 111 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10013 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 36) seen :19
Finished Best-First random walk after 935 steps, including 2 resets, run visited all 17 properties in 25 ms. (steps per millisecond=37 )
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 14 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 22 transition count 18
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 7 edges and 19 vertex of which 3 / 19 are part of one of the 1 SCC in 2 ms
Free SCC test removed 2 places
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 6 rules applied. Total rules applied 8 place count 17 transition count 16
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 13 place count 14 transition count 14
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 13 place count 14 transition count 10
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 23 place count 8 transition count 10
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 24 place count 8 transition count 10
Applied a total of 24 rules in 16 ms. Remains 8 /22 variables (removed 14) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 8/22 places, 10/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:14:36] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-10 11:14:36] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 0 ms.
Total runtime 1263 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-01000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA FMS-PT-01000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-01000-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678447021241
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 40 (type EXCL) for 27 FMS-PT-01000-CTLFireability-09
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 1 0 4 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/189 18/32 FMS-PT-01000-CTLFireability-09 3743754 m, 748750 m/sec, 8107241 t fired, .
Time elapsed: 5 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for FMS-PT-01000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 FMS-PT-01000-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/199 11/32 FMS-PT-01000-CTLFireability-15 2620763 m, 524152 m/sec, 4578874 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/199 19/32 FMS-PT-01000-CTLFireability-15 4623890 m, 400625 m/sec, 8677982 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/199 29/32 FMS-PT-01000-CTLFireability-15 7231518 m, 521525 m/sec, 13299443 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for FMS-PT-01000-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 FMS-PT-01000-CTLFireability-14
lola: time limit : 210 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/210 23/32 FMS-PT-01000-CTLFireability-14 5009981 m, 1001996 m/sec, 7010976 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 55 (type EXCL) for FMS-PT-01000-CTLFireability-14
lola: result : false
lola: markings : 5009981
lola: fired transitions : 7012983
lola: time used : 5.000000
lola: memory pages used : 23
lola: LAUNCH task # 52 (type EXCL) for 51 FMS-PT-01000-CTLFireability-13
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/222 24/32 FMS-PT-01000-CTLFireability-13 5193713 m, 1038742 m/sec, 7155234 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for FMS-PT-01000-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 3 0 0 4 0 1 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 48 FMS-PT-01000-CTLFireability-12
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for FMS-PT-01000-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 FMS-PT-01000-CTLFireability-11
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for FMS-PT-01000-CTLFireability-11
lola: result : true
lola: markings : 10002
lola: fired transitions : 11002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 FMS-PT-01000-CTLFireability-10
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for FMS-PT-01000-CTLFireability-10
lola: result : true
lola: markings : 3005
lola: fired transitions : 3006
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 27 FMS-PT-01000-CTLFireability-09
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-01000-CTLFireability-09
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 FMS-PT-01000-CTLFireability-08
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for FMS-PT-01000-CTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 FMS-PT-01000-CTLFireability-07
lola: time limit : 444 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/444 31/32 FMS-PT-01000-CTLFireability-07 7071615 m, 1414323 m/sec, 7084724 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for FMS-PT-01000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-01000-CTLFireability-06
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: CANCELED task # 19 (type EXCL) for FMS-PT-01000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-01000-CTLFireability-05
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/590 14/32 FMS-PT-01000-CTLFireability-05 3114820 m, 622964 m/sec, 4359492 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/590 30/32 FMS-PT-01000-CTLFireability-05 6721230 m, 721282 m/sec, 8812394 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for FMS-PT-01000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 FMS-PT-01000-CTLFireability-04
lola: time limit : 705 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/705 16/32 FMS-PT-01000-CTLFireability-04 3413405 m, 682681 m/sec, 8190818 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/705 23/32 FMS-PT-01000-CTLFireability-04 5016008 m, 320520 m/sec, 16093133 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for FMS-PT-01000-CTLFireability-04
lola: result : true
lola: markings : 5016022
lola: fired transitions : 24068053
lola: time used : 15.000000
lola: memory pages used : 23
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-01000-CTLFireability-03
lola: time limit : 877 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 0/877 1/32 FMS-PT-01000-CTLFireability-03 3182 m, 636 m/sec, 6649 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/877 5/32 FMS-PT-01000-CTLFireability-03 1015953 m, 202554 m/sec, 3584461 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/877 11/32 FMS-PT-01000-CTLFireability-03 2324545 m, 261718 m/sec, 8204339 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/877 17/32 FMS-PT-01000-CTLFireability-03 3857426 m, 306576 m/sec, 13614462 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/877 24/32 FMS-PT-01000-CTLFireability-03 5338730 m, 296260 m/sec, 18842538 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/877 30/32 FMS-PT-01000-CTLFireability-03 6808584 m, 293970 m/sec, 24030303 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for FMS-PT-01000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-01000-CTLFireability-02
lola: time limit : 1160 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1160 14/32 FMS-PT-01000-CTLFireability-02 2859739 m, 571947 m/sec, 7670935 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1160 26/32 FMS-PT-01000-CTLFireability-02 5465679 m, 521188 m/sec, 14969682 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FMS-PT-01000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-01000-CTLFireability-01
lola: time limit : 1732 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1732 23/32 FMS-PT-01000-CTLFireability-01 4926748 m, 985349 m/sec, 6894826 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for FMS-PT-01000-CTLFireability-01
lola: result : false
lola: markings : 6522316
lola: fired transitions : 9796487
lola: time used : 8.000000
lola: memory pages used : 29
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-01000-CTLFireability-00
lola: time limit : 3457 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FMS-PT-01000-CTLFireability-00
lola: result : true
lola: markings : 4001
lola: fired transitions : 12007
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-00: CTL true CTL model checker
FMS-PT-01000-CTLFireability-01: CTL false CTL model checker
FMS-PT-01000-CTLFireability-02: CTL unknown AGGR
FMS-PT-01000-CTLFireability-03: CTL unknown AGGR
FMS-PT-01000-CTLFireability-04: CTL true CTL model checker
FMS-PT-01000-CTLFireability-05: CTL unknown AGGR
FMS-PT-01000-CTLFireability-06: CTL unknown AGGR
FMS-PT-01000-CTLFireability-07: CTL unknown AGGR
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-13: CTL unknown AGGR
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
FMS-PT-01000-CTLFireability-15: CTL unknown AGGR
Time elapsed: 143 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-01000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-01000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852800250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-01000.tgz
mv FMS-PT-01000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;