Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852400026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ERK-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852400026
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 376K
-rw-r--r-- 1 mcc users 7.5K Feb 26 16:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 16:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Feb 26 16:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 16:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 16:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 16:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 16:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 16:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.7K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-001000-CTLFireability-00
FORMULA_NAME ERK-PT-001000-CTLFireability-01
FORMULA_NAME ERK-PT-001000-CTLFireability-02
FORMULA_NAME ERK-PT-001000-CTLFireability-03
FORMULA_NAME ERK-PT-001000-CTLFireability-04
FORMULA_NAME ERK-PT-001000-CTLFireability-05
FORMULA_NAME ERK-PT-001000-CTLFireability-06
FORMULA_NAME ERK-PT-001000-CTLFireability-07
FORMULA_NAME ERK-PT-001000-CTLFireability-08
FORMULA_NAME ERK-PT-001000-CTLFireability-09
FORMULA_NAME ERK-PT-001000-CTLFireability-10
FORMULA_NAME ERK-PT-001000-CTLFireability-11
FORMULA_NAME ERK-PT-001000-CTLFireability-12
FORMULA_NAME ERK-PT-001000-CTLFireability-13
FORMULA_NAME ERK-PT-001000-CTLFireability-14
FORMULA_NAME ERK-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678433257134

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ERK-PT-001000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 07:27:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 07:27:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 07:27:38] [INFO ] Load time of PNML (sax parser for PT used): 19 ms
[2023-03-10 07:27:38] [INFO ] Transformed 11 places.
[2023-03-10 07:27:38] [INFO ] Transformed 11 transitions.
[2023-03-10 07:27:38] [INFO ] Parsed PT model containing 11 places and 11 transitions and 34 arcs in 77 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Initial state reduction rules removed 2 formulas.
FORMULA ERK-PT-001000-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ERK-PT-001000-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ERK-PT-001000-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 11 out of 11 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 7 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
// Phase 1: matrix 11 rows 11 cols
[2023-03-10 07:27:38] [INFO ] Computed 5 place invariants in 6 ms
[2023-03-10 07:27:39] [INFO ] Implicit Places using invariants in 440 ms returned []
[2023-03-10 07:27:39] [INFO ] Invariant cache hit.
[2023-03-10 07:27:39] [INFO ] Implicit Places using invariants and state equation in 35 ms returned []
Implicit Place search using SMT with State Equation took 499 ms to find 0 implicit places.
[2023-03-10 07:27:39] [INFO ] Invariant cache hit.
[2023-03-10 07:27:39] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 544 ms. Remains : 11/11 places, 11/11 transitions.
Support contains 11 out of 11 places after structural reductions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 12 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 3 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Incomplete random walk after 10012 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 21) seen :7
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 14) seen :11
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-10 07:27:39] [INFO ] Invariant cache hit.
[2023-03-10 07:27:39] [INFO ] [Real]Absence check using 5 positive place invariants in 3 ms returned sat
[2023-03-10 07:27:39] [INFO ] After 49ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-10 07:27:39] [INFO ] [Nat]Absence check using 5 positive place invariants in 8 ms returned sat
[2023-03-10 07:27:39] [INFO ] After 7ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :1
[2023-03-10 07:27:39] [INFO ] After 12ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-10 07:27:39] [INFO ] After 58ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Finished Parikh walk after 4000 steps, including 0 resets, run visited all 1 properties in 13 ms. (steps per millisecond=307 )
Parikh walk visited 1 properties in 14 ms.
Successfully simplified 2 atomic propositions for a total of 13 simplifications.
[2023-03-10 07:27:39] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 3 ms
FORMULA ERK-PT-001000-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 3 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 4 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Applied a total of 3 rules in 3 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Applied a total of 3 rules in 1 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Applied a total of 3 rules in 1 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 0 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Input system was already deterministic with 11 transitions.
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:39] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:39] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-10 07:27:39] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 11 places, 11 transitions and 34 arcs took 0 ms.
Total runtime 1400 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ERK-PT-001000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA ERK-PT-001000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-001000-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-001000-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-001000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-001000-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-001000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678433346467

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 ERK-PT-001000-CTLFireability-01
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/300 17/32 ERK-PT-001000-CTLFireability-01 4172831 m, 834566 m/sec, 8051993 t fired, .

Time elapsed: 5 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/300 28/32 ERK-PT-001000-CTLFireability-01 6870038 m, 539441 m/sec, 16448350 t fired, .

Time elapsed: 10 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 4 (type EXCL) for ERK-PT-001000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 34 (type EXCL) for 33 ERK-PT-001000-CTLFireability-15
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ERK-PT-001000-CTLFireability-15
lola: result : true
lola: markings : 1004
lola: fired transitions : 1004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ERK-PT-001000-CTLFireability-11
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ERK-PT-001000-CTLFireability-11
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ERK-PT-001000-CTLFireability-06
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/398 15/32 ERK-PT-001000-CTLFireability-06 3497574 m, 699514 m/sec, 11266112 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/398 27/32 ERK-PT-001000-CTLFireability-06 6604462 m, 621377 m/sec, 21937977 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 16 (type EXCL) for ERK-PT-001000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 10 (type EXCL) for 9 ERK-PT-001000-CTLFireability-04
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ERK-PT-001000-CTLFireability-04
lola: result : false
lola: markings : 2006002
lola: fired transitions : 2011999
lola: time used : 1.000000
lola: memory pages used : 9
lola: LAUNCH task # 1 (type EXCL) for 0 ERK-PT-001000-CTLFireability-00
lola: time limit : 509 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/509 13/32 ERK-PT-001000-CTLFireability-00 3050937 m, 610187 m/sec, 8610456 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for ERK-PT-001000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-14: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 36 (type EXCL) for 30 ERK-PT-001000-CTLFireability-14
lola: time limit : 593 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for ERK-PT-001000-CTLFireability-14
lola: result : true
lola: markings : 2003
lola: fired transitions : 2003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ERK-PT-001000-CTLFireability-08
lola: time limit : 712 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/712 9/32 ERK-PT-001000-CTLFireability-08 2022210 m, 404442 m/sec, 12609991 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/712 17/32 ERK-PT-001000-CTLFireability-08 3985122 m, 392582 m/sec, 23904132 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/712 25/32 ERK-PT-001000-CTLFireability-08 5903183 m, 383612 m/sec, 34939243 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 22 (type EXCL) for ERK-PT-001000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 13 (type EXCL) for 12 ERK-PT-001000-CTLFireability-05
lola: time limit : 885 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/885 18/32 ERK-PT-001000-CTLFireability-05 4280099 m, 856019 m/sec, 10683287 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/885 32/32 ERK-PT-001000-CTLFireability-05 7826907 m, 709361 m/sec, 20774445 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 13 (type EXCL) for ERK-PT-001000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 25 (type EXCL) for 24 ERK-PT-001000-CTLFireability-10
lola: time limit : 1175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ERK-PT-001000-CTLFireability-10
lola: result : false
lola: markings : 2509499
lola: fired transitions : 2515512
lola: time used : 1.000000
lola: memory pages used : 11
lola: LAUNCH task # 19 (type EXCL) for 18 ERK-PT-001000-CTLFireability-07
lola: time limit : 1762 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ERK-PT-001000-CTLFireability-07
lola: result : false
lola: markings : 501508
lola: fired transitions : 2020029
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 7 (type EXCL) for 6 ERK-PT-001000-CTLFireability-03
lola: time limit : 3523 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-07: CTL false CTL model checker
ERK-PT-001000-CTLFireability-10: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/3523 18/32 ERK-PT-001000-CTLFireability-03 4287400 m, 857480 m/sec, 4374915 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 7 (type EXCL) for ERK-PT-001000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-07: CTL false CTL model checker
ERK-PT-001000-CTLFireability-10: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-001000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-001000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-001000-CTLFireability-00: CTL unknown AGGR
ERK-PT-001000-CTLFireability-01: CTL unknown AGGR
ERK-PT-001000-CTLFireability-03: CTL unknown AGGR
ERK-PT-001000-CTLFireability-04: CTL false CTL model checker
ERK-PT-001000-CTLFireability-05: CTL unknown AGGR
ERK-PT-001000-CTLFireability-06: CTL unknown AGGR
ERK-PT-001000-CTLFireability-07: CTL false CTL model checker
ERK-PT-001000-CTLFireability-08: CTL unknown AGGR
ERK-PT-001000-CTLFireability-10: CTL false CTL model checker
ERK-PT-001000-CTLFireability-11: CTL false CTL model checker
ERK-PT-001000-CTLFireability-14: F false state space / EG
ERK-PT-001000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 85 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ERK-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852400026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-001000.tgz
mv ERK-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;