Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838852300850.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is GPPP-PT-C0100N0000000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838852300850
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.8K Feb 26 10:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 10:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 30K Feb 26 10:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 26 10:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 10:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-00
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-01
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-02
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-03
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-04
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-05
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-06
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-07
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-08
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-09
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-10
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-11
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-12
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-13
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-14
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678562945030

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0100N0000000100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT GPPP-PT-C0100N0000000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0100N0000000100-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678563299267

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 14 (type EXCL) for 13 GPPP-PT-C0100N0000000100-CTLFireability-03
lola: time limit : 108 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 69 (type FNDP) for 19 GPPP-PT-C0100N0000000100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 19 GPPP-PT-C0100N0000000100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 19 GPPP-PT-C0100N0000000100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 72 (type SRCH) for GPPP-PT-C0100N0000000100-CTLFireability-05
lola: result : unknown
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 14 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-03
lola: result : false
lola: markings : 3211
lola: fired transitions : 7229
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 GPPP-PT-C0100N0000000100-CTLFireability-14
lola: time limit : 127 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 63 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 GPPP-PT-C0100N0000000100-CTLFireability-09
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-09
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 GPPP-PT-C0100N0000000100-CTLFireability-08
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: try reading problem file /home/mcc/execution/CTLFireability-70.sara.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type FNDP) for 38 GPPP-PT-C0100N0000000100-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 73 (type FNDP) for GPPP-PT-C0100N0000000100-CTLFireability-10
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 77 (type FNDP) for 44 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type FNDP) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/238 6/32 GPPP-PT-C0100N0000000100-CTLFireability-08 1310825 m, 262165 m/sec, 8295808 t fired, .
69 EF FNDP 5/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 17252441 t fired, 13836 attempts, .
70 EF STEQ 5/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 25 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/238 11/32 GPPP-PT-C0100N0000000100-CTLFireability-08 2594710 m, 256777 m/sec, 16706974 t fired, .
69 EF FNDP 10/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 34894897 t fired, 27984 attempts, .
70 EF STEQ 10/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/238 17/32 GPPP-PT-C0100N0000000100-CTLFireability-08 3854997 m, 252057 m/sec, 24978451 t fired, .
69 EF FNDP 15/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 52418725 t fired, 42036 attempts, .
70 EF STEQ 15/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 35 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/238 22/32 GPPP-PT-C0100N0000000100-CTLFireability-08 5105996 m, 250199 m/sec, 33208843 t fired, .
69 EF FNDP 20/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 69982247 t fired, 56121 attempts, .
70 EF STEQ 20/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 40 secs. Pages in use: 22
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/238 27/32 GPPP-PT-C0100N0000000100-CTLFireability-08 6350423 m, 248885 m/sec, 41353430 t fired, .
69 EF FNDP 25/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 87644674 t fired, 70285 attempts, .
70 EF STEQ 25/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 45 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/238 32/32 GPPP-PT-C0100N0000000100-CTLFireability-08 7588383 m, 247592 m/sec, 49424353 t fired, .
69 EF FNDP 30/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 105428922 t fired, 84547 attempts, .
70 EF STEQ 30/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ 0 1 0 0 4 0 0 4
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 35/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 122999652 t fired, 98637 attempts, .
70 EF STEQ 35/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 55 GPPP-PT-C0100N0000000100-CTLFireability-13
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 55 GPPP-PT-C0100N0000000100-CTLFireability-13
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-13
lola: result : true
lola: markings : 405
lola: fired transitions : 406
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 44 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 GPPP-PT-C0100N0000000100-CTLFireability-11
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/322 12/32 GPPP-PT-C0100N0000000100-CTLFireability-11 2736819 m, 547363 m/sec, 6924187 t fired, .
69 EF FNDP 40/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 140175386 t fired, 112411 attempts, .
70 EF STEQ 40/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/322 22/32 GPPP-PT-C0100N0000000100-CTLFireability-11 5137049 m, 480046 m/sec, 13444726 t fired, .
69 EF FNDP 45/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 157210567 t fired, 126072 attempts, .
70 EF STEQ 45/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/322 32/32 GPPP-PT-C0100N0000000100-CTLFireability-11 7562249 m, 485040 m/sec, 20083627 t fired, .
69 EF FNDP 50/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 174361296 t fired, 139825 attempts, .
70 EF STEQ 50/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 1 2 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 55/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 191718616 t fired, 153744 attempts, .
70 EF STEQ 55/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 GPPP-PT-C0100N0000000100-CTLFireability-07
lola: time limit : 352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-07
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 22 GPPP-PT-C0100N0000000100-CTLFireability-06
lola: time limit : 391 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 22 GPPP-PT-C0100N0000000100-CTLFireability-06
lola: time limit : 440 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-06
lola: result : false
lola: markings : 404
lola: fired transitions : 409
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 GPPP-PT-C0100N0000000100-CTLFireability-02
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-02
lola: result : true
lola: markings : 3737
lola: fired transitions : 9365
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 GPPP-PT-C0100N0000000100-CTLFireability-01
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-01
lola: result : true
lola: markings : 2779
lola: fired transitions : 2779
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000000100-CTLFireability-00
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-00
lola: result : false
lola: markings : 4506
lola: fired transitions : 5336
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 19 GPPP-PT-C0100N0000000100-CTLFireability-05
lola: time limit : 1175 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 3 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 60/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 208855143 t fired, 167487 attempts, .
70 EF STEQ 60/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
71 EF EXCL 5/1175 15/32 GPPP-PT-C0100N0000000100-CTLFireability-05 4089460 m, 817892 m/sec, 8023758 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 3 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 65/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 226276211 t fired, 181457 attempts, .
70 EF STEQ 65/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
71 EF EXCL 10/1175 28/32 GPPP-PT-C0100N0000000100-CTLFireability-05 7842490 m, 750606 m/sec, 15422438 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 71 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 70/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 243641876 t fired, 195383 attempts, .
70 EF STEQ 70/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 81 (type EXCL) for 16 GPPP-PT-C0100N0000000100-CTLFireability-04
lola: time limit : 1755 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 75/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 261154559 t fired, 209427 attempts, .
70 EF STEQ 75/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
81 AGEF EXCL 5/1755 9/32 GPPP-PT-C0100N0000000100-CTLFireability-04 2266303 m, 453260 m/sec, 8805793 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 80/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 279110369 t fired, 223826 attempts, .
70 EF STEQ 80/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
81 AGEF EXCL 10/1755 16/32 GPPP-PT-C0100N0000000100-CTLFireability-04 4245088 m, 395757 m/sec, 17430343 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 85/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 297046693 t fired, 238210 attempts, .
70 EF STEQ 85/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
81 AGEF EXCL 15/1755 23/32 GPPP-PT-C0100N0000000100-CTLFireability-04 6075661 m, 366114 m/sec, 25751763 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 90/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 314973362 t fired, 252585 attempts, .
70 EF STEQ 90/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.
81 AGEF EXCL 20/1755 30/32 GPPP-PT-C0100N0000000100-CTLFireability-04 7895307 m, 363929 m/sec, 34037308 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 81 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 95/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 332859324 t fired, 266929 attempts, .
70 EF STEQ 95/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 GPPP-PT-C0100N0000000100-CTLFireability-15
lola: time limit : 3485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 100/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 350098513 t fired, 280753 attempts, .
70 EF STEQ 100/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 105/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 367366103 t fired, 294600 attempts, .
70 EF STEQ 105/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 110/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 384642907 t fired, 308455 attempts, .
70 EF STEQ 110/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 115/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 401944370 t fired, 322330 attempts, .
70 EF STEQ 115/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 120/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 419202736 t fired, 336169 attempts, .
70 EF STEQ 120/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 125/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 436487722 t fired, 350031 attempts, .
70 EF STEQ 125/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 130/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 453764412 t fired, 363885 attempts, .
70 EF STEQ 130/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 135/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 471051532 t fired, 377748 attempts, .
70 EF STEQ 135/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 140/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 488334606 t fired, 391608 attempts, .
70 EF STEQ 140/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 145/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 505617306 t fired, 405467 attempts, .
70 EF STEQ 145/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 150/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 522791993 t fired, 419240 attempts, .
70 EF STEQ 150/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 155/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 539937874 t fired, 432990 attempts, .
70 EF STEQ 155/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 160/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 557108141 t fired, 446759 attempts, .
70 EF STEQ 160/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 165/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 574372237 t fired, 460604 attempts, .
70 EF STEQ 165/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 170/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 591668738 t fired, 474474 attempts, .
70 EF STEQ 170/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 175/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 608920228 t fired, 488309 attempts, .
70 EF STEQ 175/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 180/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 626203022 t fired, 502168 attempts, .
70 EF STEQ 180/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 185/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 643476038 t fired, 516020 attempts, .
70 EF STEQ 185/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 190/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 661344899 t fired, 530349 attempts, .
70 EF STEQ 190/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 195/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 679174272 t fired, 544647 attempts, .
70 EF STEQ 195/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 200/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 696967892 t fired, 558916 attempts, .
70 EF STEQ 200/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 205/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 714895660 t fired, 573293 attempts, .
70 EF STEQ 205/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 210/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 732799907 t fired, 587651 attempts, .
70 EF STEQ 210/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 215/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 750721171 t fired, 602022 attempts, .
70 EF STEQ 215/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 220/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 768689536 t fired, 616432 attempts, .
70 EF STEQ 220/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 225/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 786674169 t fired, 630854 attempts, .
70 EF STEQ 225/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 230/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 804656063 t fired, 645274 attempts, .
70 EF STEQ 230/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 235/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 822630909 t fired, 659688 attempts, .
70 EF STEQ 235/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 240/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 840630996 t fired, 674123 attempts, .
70 EF STEQ 240/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 245/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 858685190 t fired, 688601 attempts, .
70 EF STEQ 245/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 250/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 876736530 t fired, 703077 attempts, .
70 EF STEQ 250/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 255/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 894349726 t fired, 717202 attempts, .
70 EF STEQ 255/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 260/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 911917233 t fired, 731289 attempts, .
70 EF STEQ 260/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 265/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 929626240 t fired, 745491 attempts, .
70 EF STEQ 265/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 270/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 947284703 t fired, 759651 attempts, .
70 EF STEQ 270/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 275/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 964866684 t fired, 773751 attempts, .
70 EF STEQ 275/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 280/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 982517153 t fired, 787905 attempts, .
70 EF STEQ 280/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 285/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1000156813 t fired, 802051 attempts, .
70 EF STEQ 285/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 290/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1017887586 t fired, 816270 attempts, .
70 EF STEQ 290/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 295/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1035635719 t fired, 830502 attempts, .
70 EF STEQ 295/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 300/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1053371135 t fired, 844725 attempts, .
70 EF STEQ 300/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 305/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1071380387 t fired, 859167 attempts, .
70 EF STEQ 305/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 310/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1089430956 t fired, 873642 attempts, .
70 EF STEQ 310/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 315/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1107478538 t fired, 888115 attempts, .
70 EF STEQ 315/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 320/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1125533309 t fired, 902593 attempts, .
70 EF STEQ 320/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 325/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1143580171 t fired, 917066 attempts, .
70 EF STEQ 325/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-05: AG 0 0 2 0 2 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 330/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 1161627486 t fired, 931538 attempts, .
70 EF STEQ 330/3580 0/5 GPPP-PT-C0100N0000000100-CTLFireability-05 sara is running.

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16

lola: FINISHED task # 70 (type EQUN) for GPPP-PT-C0100N0000000100-CTLFireability-05
lola: result : false
lola: CANCELED task # 69 (type FNDP) for GPPP-PT-C0100N0000000100-CTLFireability-05 (obsolete)
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG unknown AGGR
GPPP-PT-C0100N0000000100-CTLFireability-05: AG true state equation
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL unknown AGGR
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-10: EF true findpath
GPPP-PT-C0100N0000000100-CTLFireability-11: CTL unknown AGGR
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-15: EG false state space / EG


Time elapsed: 354 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838852300850"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000000100.tgz
mv GPPP-PT-C0100N0000000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;