About the Execution of LoLA for GPPP-PT-C0010N0000000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1257.968 | 117296.00 | 111788.00 | 282.40 | TTTT???FFTTFFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838852300826.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is GPPP-PT-C0010N0000000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838852300826
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 6.6K Feb 26 10:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 10:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 10:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 10:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 10:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 158K Feb 26 10:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 10:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Feb 26 10:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-00
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-01
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-02
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-03
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-04
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-05
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-06
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-07
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-08
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-09
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-10
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-11
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-12
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-13
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-14
FORMULA_NAME GPPP-PT-C0010N0000000100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678561761812
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0010N0000000100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT GPPP-PT-C0010N0000000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000100-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678561879108
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 34 (type EXCL) for 33 GPPP-PT-C0010N0000000100-CTLFireability-11
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 34 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-11
lola: result : false
lola: markings : 280
lola: fired transitions : 318
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 44 (type EXCL) for 39 GPPP-PT-C0010N0000000100-CTLFireability-13
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-13
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0010N0000000100-CTLFireability-07
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-07
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0010N0000000100-CTLFireability-01
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: FINISHED task # 4 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-01
lola: result : true
lola: markings : 1946
lola: fired transitions : 2995
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 GPPP-PT-C0010N0000000100-CTLFireability-10
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 31 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-10
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0010N0000000100-CTLFireability-04
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type FNDP) for 27 GPPP-PT-C0010N0000000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 27 GPPP-PT-C0010N0000000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SRCH) for 27 GPPP-PT-C0010N0000000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type SRCH) for GPPP-PT-C0010N0000000100-CTLFireability-09
lola: result : unknown
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 52 (type FNDP) for GPPP-PT-C0010N0000000100-CTLFireability-09
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 53 (type EQUN) for GPPP-PT-C0010N0000000100-CTLFireability-09 (obsolete)
lola: FINISHED task # 53 (type EQUN) for GPPP-PT-C0010N0000000100-CTLFireability-09
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/358 6/32 GPPP-PT-C0010N0000000100-CTLFireability-04 1248178 m, 249635 m/sec, 7498656 t fired, .
Time elapsed: 23 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/358 11/32 GPPP-PT-C0010N0000000100-CTLFireability-04 2395336 m, 229431 m/sec, 15127533 t fired, .
Time elapsed: 28 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/358 15/32 GPPP-PT-C0010N0000000100-CTLFireability-04 3439160 m, 208764 m/sec, 22478645 t fired, .
Time elapsed: 33 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/358 19/32 GPPP-PT-C0010N0000000100-CTLFireability-04 4463040 m, 204776 m/sec, 29771471 t fired, .
Time elapsed: 38 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/358 24/32 GPPP-PT-C0010N0000000100-CTLFireability-04 5536060 m, 214604 m/sec, 37209356 t fired, .
Time elapsed: 43 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/358 28/32 GPPP-PT-C0010N0000000100-CTLFireability-04 6523289 m, 197445 m/sec, 44453344 t fired, .
Time elapsed: 48 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/358 32/32 GPPP-PT-C0010N0000000100-CTLFireability-04 7418079 m, 178958 m/sec, 51737335 t fired, .
Time elapsed: 53 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 GPPP-PT-C0010N0000000100-CTLFireability-14
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-14
lola: result : true
lola: markings : 624
lola: fired transitions : 863
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 GPPP-PT-C0010N0000000100-CTLFireability-12
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-12
lola: result : false
lola: markings : 85
lola: fired transitions : 321
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0010N0000000100-CTLFireability-08
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-08
lola: result : false
lola: markings : 47
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0010N0000000100-CTLFireability-02
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-02
lola: result : true
lola: markings : 2071
lola: fired transitions : 5559
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0010N0000000100-CTLFireability-00
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-00
lola: result : true
lola: markings : 16
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0010N0000000100-CTLFireability-05
lola: time limit : 885 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 5/885 7/32 GPPP-PT-C0010N0000000100-CTLFireability-05 1693539 m, 338707 m/sec, 10244904 t fired, .
Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 10/885 12/32 GPPP-PT-C0010N0000000100-CTLFireability-05 3124630 m, 286218 m/sec, 19630063 t fired, .
Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 15/885 18/32 GPPP-PT-C0010N0000000100-CTLFireability-05 4499742 m, 275022 m/sec, 28599531 t fired, .
Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 20/885 23/32 GPPP-PT-C0010N0000000100-CTLFireability-05 5904542 m, 280960 m/sec, 37428808 t fired, .
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 25/885 29/32 GPPP-PT-C0010N0000000100-CTLFireability-05 7336878 m, 286467 m/sec, 46254433 t fired, .
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000100-CTLFireability-15: EU 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 GPPP-PT-C0010N0000000100-CTLFireability-15
lola: time limit : 1170 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0010N0000000100-CTLFireability-03
lola: time limit : 1756 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-03
lola: result : true
lola: markings : 967418
lola: fired transitions : 2548192
lola: time used : 1.000000
lola: memory pages used : 5
lola: LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0010N0000000100-CTLFireability-06
lola: time limit : 3511 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/3511 6/32 GPPP-PT-C0010N0000000100-CTLFireability-06 1267382 m, 253476 m/sec, 6605006 t fired, .
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/3511 12/32 GPPP-PT-C0010N0000000100-CTLFireability-06 2691139 m, 284751 m/sec, 15026914 t fired, .
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/3511 18/32 GPPP-PT-C0010N0000000100-CTLFireability-06 4232281 m, 308228 m/sec, 23857901 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/3511 23/32 GPPP-PT-C0010N0000000100-CTLFireability-06 5516454 m, 256834 m/sec, 31947436 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/3511 28/32 GPPP-PT-C0010N0000000100-CTLFireability-06 6772874 m, 251284 m/sec, 39691303 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for GPPP-PT-C0010N0000000100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000100-CTLFireability-00: EFEG true state space /EFEG
GPPP-PT-C0010N0000000100-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-03: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-04: CTL unknown AGGR
GPPP-PT-C0010N0000000100-CTLFireability-05: AGEF unknown AGGR
GPPP-PT-C0010N0000000100-CTLFireability-06: CTL unknown AGGR
GPPP-PT-C0010N0000000100-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-09: EF true findpath
GPPP-PT-C0010N0000000100-CTLFireability-10: EG true state space / EG
GPPP-PT-C0010N0000000100-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-13: DISJ true state space /EXEF
GPPP-PT-C0010N0000000100-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0010N0000000100-CTLFireability-15: EU false state space /EU
Time elapsed: 118 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0010N0000000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0010N0000000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838852300826"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0010N0000000100.tgz
mv GPPP-PT-C0010N0000000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;