fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838852200818
Last Updated
May 14, 2023

About the Execution of LoLA for GPPP-PT-C0010N0000000010

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2524.812 215995.00 212010.00 512.60 FT?????FFTTFTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838852200818.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is GPPP-PT-C0010N0000000010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838852200818
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 7.1K Feb 26 10:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 10:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 10:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 10:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 10:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-00
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-01
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-02
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-03
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-04
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-05
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-06
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-07
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-08
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-09
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-10
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-11
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-12
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-13
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-14
FORMULA_NAME GPPP-PT-C0010N0000000010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678561402982

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0010N0000000010
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT GPPP-PT-C0010N0000000010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA GPPP-PT-C0010N0000000010-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678561618977

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0010N0000000010-CTLFireability-05
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/209 6/32 GPPP-PT-C0010N0000000010-CTLFireability-05 1403578 m, 280715 m/sec, 8927132 t fired, .

Time elapsed: 40 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/209 12/32 GPPP-PT-C0010N0000000010-CTLFireability-05 2719307 m, 263145 m/sec, 17571884 t fired, .

Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/209 17/32 GPPP-PT-C0010N0000000010-CTLFireability-05 4007846 m, 257707 m/sec, 26010196 t fired, .

Time elapsed: 50 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/209 23/32 GPPP-PT-C0010N0000000010-CTLFireability-05 5241339 m, 246698 m/sec, 34542771 t fired, .

Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/209 27/32 GPPP-PT-C0010N0000000010-CTLFireability-05 6389467 m, 229625 m/sec, 42735110 t fired, .

Time elapsed: 60 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 GPPP-PT-C0010N0000000010-CTLFireability-15
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-15
lola: result : false
lola: markings : 46
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 GPPP-PT-C0010N0000000010-CTLFireability-13
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 GPPP-PT-C0010N0000000010-CTLFireability-12
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 GPPP-PT-C0010N0000000010-CTLFireability-11
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-11
lola: result : false
lola: markings : 173928
lola: fired transitions : 741444
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 GPPP-PT-C0010N0000000010-CTLFireability-10
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-10
lola: result : true
lola: markings : 482
lola: fired transitions : 1452
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0010N0000000010-CTLFireability-08
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-08
lola: result : false
lola: markings : 302
lola: fired transitions : 1401
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0010N0000000010-CTLFireability-07
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-07
lola: result : false
lola: markings : 29890
lola: fired transitions : 223021
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0010N0000000010-CTLFireability-06
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/392 6/32 GPPP-PT-C0010N0000000010-CTLFireability-06 1292276 m, 258455 m/sec, 8188951 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/392 12/32 GPPP-PT-C0010N0000000010-CTLFireability-06 2627241 m, 266993 m/sec, 16942509 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 14/392 17/32 GPPP-PT-C0010N0000000010-CTLFireability-06 3929758 m, 260503 m/sec, 25474205 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 19/392 22/32 GPPP-PT-C0010N0000000010-CTLFireability-06 5185686 m, 251185 m/sec, 34116668 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 24/392 27/32 GPPP-PT-C0010N0000000010-CTLFireability-06 6337318 m, 230326 m/sec, 42374028 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0010N0000000010-CTLFireability-04
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/438 6/32 GPPP-PT-C0010N0000000010-CTLFireability-04 1416922 m, 283384 m/sec, 9031810 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/438 12/32 GPPP-PT-C0010N0000000010-CTLFireability-04 2733425 m, 263300 m/sec, 17680398 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/438 17/32 GPPP-PT-C0010N0000000010-CTLFireability-04 4021424 m, 257599 m/sec, 26111860 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/438 23/32 GPPP-PT-C0010N0000000010-CTLFireability-04 5256520 m, 247019 m/sec, 34637482 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/438 27/32 GPPP-PT-C0010N0000000010-CTLFireability-04 6384626 m, 225621 m/sec, 42700391 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0010N0000000010-CTLFireability-03
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/496 4/32 GPPP-PT-C0010N0000000010-CTLFireability-03 887025 m, 177405 m/sec, 7128133 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/496 8/32 GPPP-PT-C0010N0000000010-CTLFireability-03 1708191 m, 164233 m/sec, 14046910 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/496 11/32 GPPP-PT-C0010N0000000010-CTLFireability-03 2507991 m, 159960 m/sec, 20800452 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/496 14/32 GPPP-PT-C0010N0000000010-CTLFireability-03 3284982 m, 155398 m/sec, 27381848 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/496 18/32 GPPP-PT-C0010N0000000010-CTLFireability-03 4073014 m, 157606 m/sec, 33995391 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/496 21/32 GPPP-PT-C0010N0000000010-CTLFireability-03 4856060 m, 156609 m/sec, 40614554 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/496 24/32 GPPP-PT-C0010N0000000010-CTLFireability-03 5596901 m, 148168 m/sec, 47380858 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/496 27/32 GPPP-PT-C0010N0000000010-CTLFireability-03 6314448 m, 143509 m/sec, 53999880 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/496 30/32 GPPP-PT-C0010N0000000010-CTLFireability-03 7016477 m, 140405 m/sec, 60475894 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0010N0000000010-CTLFireability-02
lola: time limit : 570 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/570 5/32 GPPP-PT-C0010N0000000010-CTLFireability-02 1188401 m, 237680 m/sec, 8876112 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/570 10/32 GPPP-PT-C0010N0000000010-CTLFireability-02 2310057 m, 224331 m/sec, 17545405 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/570 15/32 GPPP-PT-C0010N0000000010-CTLFireability-02 3401048 m, 218198 m/sec, 25968587 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/570 19/32 GPPP-PT-C0010N0000000010-CTLFireability-02 4477892 m, 215368 m/sec, 34320490 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/570 24/32 GPPP-PT-C0010N0000000010-CTLFireability-02 5526534 m, 209728 m/sec, 42758489 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/570 28/32 GPPP-PT-C0010N0000000010-CTLFireability-02 6506726 m, 196038 m/sec, 50983189 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/570 32/32 GPPP-PT-C0010N0000000010-CTLFireability-02 7519071 m, 202469 m/sec, 59203850 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ 0 1 0 0 3 0 0 0
GPPP-PT-C0010N0000000010-CTLFireability-14: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0010N0000000010-CTLFireability-01
lola: time limit : 677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-01
lola: result : true
lola: markings : 3564
lola: fired transitions : 7858
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0010N0000000010-CTLFireability-00
lola: time limit : 846 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-00
lola: result : false
lola: markings : 45
lola: fired transitions : 221
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 GPPP-PT-C0010N0000000010-CTLFireability-14
lola: time limit : 1128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-14
lola: result : true
lola: markings : 10
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 30 GPPP-PT-C0010N0000000010-CTLFireability-10
lola: time limit : 1692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-10
lola: result : true
lola: markings : 43
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 GPPP-PT-C0010N0000000010-CTLFireability-09
lola: time limit : 3385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for GPPP-PT-C0010N0000000010-CTLFireability-09
lola: result : true
lola: markings : 2131
lola: fired transitions : 8467
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0010N0000000010-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-01: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-02: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-03: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-04: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-05: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-06: CTL unknown AGGR
GPPP-PT-C0010N0000000010-CTLFireability-07: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-08: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-10: CONJ true CONJ
GPPP-PT-C0010N0000000010-CTLFireability-11: CTL false CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-12: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-13: CTL true CTL model checker
GPPP-PT-C0010N0000000010-CTLFireability-14: EG true state space / EG
GPPP-PT-C0010N0000000010-CTLFireability-15: CTL false CTL model checker


Time elapsed: 215 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0010N0000000010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0010N0000000010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838852200818"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0010N0000000010.tgz
mv GPPP-PT-C0010N0000000010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;