fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851900538
Last Updated
May 14, 2023

About the Execution of LoLA for FlexibleBarrier-PT-16a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
7931.695 265629.00 261596.00 830.50 ????TTTTTFFTT?F? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851900538.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FlexibleBarrier-PT-16a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851900538
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 656K
-rw-r--r-- 1 mcc users 7.6K Feb 25 13:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 25 13:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 12:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 12:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 13:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 25 13:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 13:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 13:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 214K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-16a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678483832058

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FlexibleBarrier-PT-16a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT FlexibleBarrier-PT-16a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA FlexibleBarrier-PT-16a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-16a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678484097687

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 16 (type EXCL) for 15 FlexibleBarrier-PT-16a-CTLFireability-05
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 57 (type FNDP) for 42 FlexibleBarrier-PT-16a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 42 FlexibleBarrier-PT-16a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type SRCH) for 42 FlexibleBarrier-PT-16a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 57 (type FNDP) for FlexibleBarrier-PT-16a-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 60 (type SRCH) for FlexibleBarrier-PT-16a-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type EQUN) for FlexibleBarrier-PT-16a-CTLFireability-14 (obsolete)
lola: FINISHED task # 58 (type EQUN) for FlexibleBarrier-PT-16a-CTLFireability-14
lola: result : true
lola: FINISHED task # 16 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-05
lola: result : true
lola: markings : 30787
lola: fired transitions : 206056
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 FlexibleBarrier-PT-16a-CTLFireability-15
lola: time limit : 240 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/240 6/32 FlexibleBarrier-PT-16a-CTLFireability-15 1222527 m, 244505 m/sec, 3291211 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/240 12/32 FlexibleBarrier-PT-16a-CTLFireability-15 2658598 m, 287214 m/sec, 6821324 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/240 17/32 FlexibleBarrier-PT-16a-CTLFireability-15 3918645 m, 252009 m/sec, 10147488 t fired, .

Time elapsed: 15 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/240 22/32 FlexibleBarrier-PT-16a-CTLFireability-15 5060587 m, 228388 m/sec, 13211946 t fired, .

Time elapsed: 20 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/240 26/32 FlexibleBarrier-PT-16a-CTLFireability-15 6155589 m, 219000 m/sec, 16201692 t fired, .

Time elapsed: 25 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/240 31/32 FlexibleBarrier-PT-16a-CTLFireability-15 7201719 m, 209226 m/sec, 19082189 t fired, .

Time elapsed: 30 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ 0 1 0 0 6 0 0 2
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 42 FlexibleBarrier-PT-16a-CTLFireability-14
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 FlexibleBarrier-PT-16a-CTLFireability-13
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/274 4/32 FlexibleBarrier-PT-16a-CTLFireability-13 913981 m, 182796 m/sec, 5202735 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/274 8/32 FlexibleBarrier-PT-16a-CTLFireability-13 1677422 m, 152688 m/sec, 9792840 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/274 11/32 FlexibleBarrier-PT-16a-CTLFireability-13 2515182 m, 167552 m/sec, 14671398 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/274 14/32 FlexibleBarrier-PT-16a-CTLFireability-13 3308244 m, 158612 m/sec, 19300640 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/274 18/32 FlexibleBarrier-PT-16a-CTLFireability-13 4033133 m, 144977 m/sec, 23681102 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/274 21/32 FlexibleBarrier-PT-16a-CTLFireability-13 4734788 m, 140331 m/sec, 27985449 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/274 23/32 FlexibleBarrier-PT-16a-CTLFireability-13 5415120 m, 136066 m/sec, 32170905 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/274 26/32 FlexibleBarrier-PT-16a-CTLFireability-13 6078258 m, 132627 m/sec, 36276917 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/274 29/32 FlexibleBarrier-PT-16a-CTLFireability-13 6743019 m, 132952 m/sec, 40389949 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/274 32/32 FlexibleBarrier-PT-16a-CTLFireability-13 7378732 m, 127142 m/sec, 44372324 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 FlexibleBarrier-PT-16a-CTLFireability-12
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 FlexibleBarrier-PT-16a-CTLFireability-11
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-11
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 FlexibleBarrier-PT-16a-CTLFireability-09
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 FlexibleBarrier-PT-16a-CTLFireability-08
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-08
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 FlexibleBarrier-PT-16a-CTLFireability-06
lola: time limit : 438 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-06
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 FlexibleBarrier-PT-16a-CTLFireability-04
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-04
lola: result : true
lola: markings : 30745
lola: fired transitions : 175074
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 FlexibleBarrier-PT-16a-CTLFireability-03
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/585 7/32 FlexibleBarrier-PT-16a-CTLFireability-03 1585930 m, 317186 m/sec, 3879212 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/585 13/32 FlexibleBarrier-PT-16a-CTLFireability-03 3022016 m, 287217 m/sec, 7507081 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/585 18/32 FlexibleBarrier-PT-16a-CTLFireability-03 4253877 m, 246372 m/sec, 10784295 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/585 23/32 FlexibleBarrier-PT-16a-CTLFireability-03 5421267 m, 233478 m/sec, 13934135 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/585 28/32 FlexibleBarrier-PT-16a-CTLFireability-03 6540863 m, 223919 m/sec, 16995665 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-16a-CTLFireability-02
lola: time limit : 696 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/696 6/32 FlexibleBarrier-PT-16a-CTLFireability-02 1363531 m, 272706 m/sec, 3809709 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/696 12/32 FlexibleBarrier-PT-16a-CTLFireability-02 2611409 m, 249575 m/sec, 7387326 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/696 16/32 FlexibleBarrier-PT-16a-CTLFireability-02 3767331 m, 231184 m/sec, 10775100 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/696 21/32 FlexibleBarrier-PT-16a-CTLFireability-02 4794993 m, 205532 m/sec, 13970180 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/696 25/32 FlexibleBarrier-PT-16a-CTLFireability-02 5755742 m, 192149 m/sec, 17027439 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/696 29/32 FlexibleBarrier-PT-16a-CTLFireability-02 6701457 m, 189143 m/sec, 20034768 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-16a-CTLFireability-01
lola: time limit : 861 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/861 7/32 FlexibleBarrier-PT-16a-CTLFireability-01 1622095 m, 324419 m/sec, 4070636 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/861 13/32 FlexibleBarrier-PT-16a-CTLFireability-01 3048937 m, 285368 m/sec, 7673517 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/861 19/32 FlexibleBarrier-PT-16a-CTLFireability-01 4277266 m, 245665 m/sec, 10942344 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/861 23/32 FlexibleBarrier-PT-16a-CTLFireability-01 5437372 m, 232021 m/sec, 14069333 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/861 28/32 FlexibleBarrier-PT-16a-CTLFireability-01 6551208 m, 222767 m/sec, 17115864 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-07: EG 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 FlexibleBarrier-PT-16a-CTLFireability-07
lola: time limit : 1138 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-07
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 FlexibleBarrier-PT-16a-CTLFireability-10
lola: time limit : 1707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-10
lola: result : false
lola: markings : 54
lola: fired transitions : 146
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-16a-CTLFireability-00
lola: time limit : 3415 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3415 3/32 FlexibleBarrier-PT-16a-CTLFireability-00 529481 m, 105896 m/sec, 4850809 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3415 5/32 FlexibleBarrier-PT-16a-CTLFireability-00 1062055 m, 106514 m/sec, 9629375 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3415 7/32 FlexibleBarrier-PT-16a-CTLFireability-00 1547360 m, 97061 m/sec, 14175404 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3415 9/32 FlexibleBarrier-PT-16a-CTLFireability-00 2015532 m, 93634 m/sec, 18539567 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3415 11/32 FlexibleBarrier-PT-16a-CTLFireability-00 2476558 m, 92205 m/sec, 22865308 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3415 13/32 FlexibleBarrier-PT-16a-CTLFireability-00 2926783 m, 90045 m/sec, 27124221 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3415 15/32 FlexibleBarrier-PT-16a-CTLFireability-00 3371307 m, 88904 m/sec, 31347603 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3415 17/32 FlexibleBarrier-PT-16a-CTLFireability-00 3861501 m, 98038 m/sec, 35935521 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3415 19/32 FlexibleBarrier-PT-16a-CTLFireability-00 4366336 m, 100967 m/sec, 40584289 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3415 21/32 FlexibleBarrier-PT-16a-CTLFireability-00 4842663 m, 95265 m/sec, 45014844 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3415 23/32 FlexibleBarrier-PT-16a-CTLFireability-00 5308693 m, 93206 m/sec, 49375723 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/3415 25/32 FlexibleBarrier-PT-16a-CTLFireability-00 5760698 m, 90401 m/sec, 53652612 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/3415 27/32 FlexibleBarrier-PT-16a-CTLFireability-00 6211849 m, 90230 m/sec, 57903606 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/3415 29/32 FlexibleBarrier-PT-16a-CTLFireability-00 6733554 m, 104341 m/sec, 62635317 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/3415 31/32 FlexibleBarrier-PT-16a-CTLFireability-00 7185541 m, 90397 m/sec, 67008772 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FlexibleBarrier-PT-16a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-16a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-16a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-16a-CTLFireability-00: CTL unknown AGGR
FlexibleBarrier-PT-16a-CTLFireability-01: CTL unknown AGGR
FlexibleBarrier-PT-16a-CTLFireability-02: CTL unknown AGGR
FlexibleBarrier-PT-16a-CTLFireability-03: CTL unknown AGGR
FlexibleBarrier-PT-16a-CTLFireability-04: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-05: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-06: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-07: EG true state space / EG
FlexibleBarrier-PT-16a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-09: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-11: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-12: CTL true CTL model checker
FlexibleBarrier-PT-16a-CTLFireability-13: CTL unknown AGGR
FlexibleBarrier-PT-16a-CTLFireability-14: DISJ false DISJ
FlexibleBarrier-PT-16a-CTLFireability-15: CTL unknown AGGR


Time elapsed: 265 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-16a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-16a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851900538"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-16a.tgz
mv FlexibleBarrier-PT-16a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;