About the Execution of LoLA for FamilyReunion-COL-L00020M0002C001P001G001
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6672.800 | 3600000.00 | 1055298.00 | 11638.00 | ?F??TTF?T????T?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851500308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FamilyReunion-COL-L00020M0002C001P001G001, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851500308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 7.4K Feb 26 11:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 11:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 11:36 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 11:36 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 11:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 11:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 11:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 135K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14
FORMULA_NAME FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678439541859
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-COL-L00020M0002C001P001G001
Not applying reductions.
Model is COL
LTLFireability PT
[2023-03-10 09:12:23] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, LTLFireability, --reduce-single, STATESPACE]
[2023-03-10 09:12:23] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-10 09:12:23] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-10 09:12:23] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-10 09:12:23] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 671 ms
[2023-03-10 09:12:23] [INFO ] Detected 5 constant HL places corresponding to 11 PT places.
[2023-03-10 09:12:23] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 3292 PT places and 2774.0 transition bindings in 21 ms.
Parsed 16 properties from file ./LTLFireability.xml in 8 ms.
[2023-03-10 09:12:24] [INFO ] Unfolded HLPN to a Petri net with 3292 places and 2753 transitions 7900 arcs in 47 ms.
[2023-03-10 09:12:24] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Initial state reduction rules removed 3 formulas.
[2023-03-10 09:12:24] [INFO ] Reduced 21 identical enabling conditions.
[2023-03-10 09:12:24] [INFO ] Reduced 21 identical enabling conditions.
Reduce places removed 21 places and 0 transitions.
[2023-03-10 09:12:24] [INFO ] Export to MCC of 16 properties in file ./LTLFireability.STATESPACE.xml took 18 ms.
[2023-03-10 09:12:24] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 3271 places, 2753 transitions and 7900 arcs took 23 ms.
Total runtime 927 ms.
starting LoLA
BK_INPUT FamilyReunion-COL-L00020M0002C001P001G001
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfLTLFireability
LTLCardinality
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9493284 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16118900 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfLTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfLTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfLTLFireability/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST) for 15 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 44 (type CNST) for 43 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 13 (type CNST) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04
lola: result : true
lola: FINISHED task # 16 (type CNST) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05
lola: result : true
lola: FINISHED task # 44 (type CNST) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00
lola: time limit : 250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 4/250 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 366060 m, 73212 m/sec, 366059 t fired, .
Time elapsed: 102 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 9/250 16/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 977440 m, 122276 m/sec, 977440 t fired, .
Time elapsed: 107 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 14/250 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 1590854 m, 122682 m/sec, 1590854 t fired, .
Time elapsed: 112 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15
lola: time limit : 267 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 5/267 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 258577 m, 51715 m/sec, 312415 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 10/267 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 524103 m, 53105 m/sec, 643766 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 15/267 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 793600 m, 53899 m/sec, 980186 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 20/267 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 1052783 m, 51836 m/sec, 1313035 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 25/267 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 1306277 m, 50698 m/sec, 1648864 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL EXCL 30/267 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 1560895 m, 50923 m/sec, 1984636 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 5/287 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12 295614 m, 59122 m/sec, 329668 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 10/287 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12 578859 m, 56649 m/sec, 659861 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 15/287 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12 861666 m, 56561 m/sec, 989466 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11
lola: time limit : 311 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 5/311 1/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 55847 m, 11169 m/sec, 367561 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 10/311 2/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 106250 m, 10080 m/sec, 740351 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 15/311 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 156313 m, 10012 m/sec, 1115575 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 20/311 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 205925 m, 9922 m/sec, 1491033 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 25/311 4/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 255971 m, 10009 m/sec, 1867667 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 30/311 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 299480 m, 8701 m/sec, 2246585 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 35/311 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 335397 m, 7183 m/sec, 2629829 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 40/311 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 379250 m, 8770 m/sec, 3008865 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 45/311 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 414982 m, 7146 m/sec, 3388869 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 50/311 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 446476 m, 6298 m/sec, 3769398 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 55/311 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 488826 m, 8470 m/sec, 4153436 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 60/311 8/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 541419 m, 10518 m/sec, 4526943 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 65/311 8/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 590150 m, 9746 m/sec, 4898622 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 70/311 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 631884 m, 8346 m/sec, 5274758 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 75/311 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 668794 m, 7382 m/sec, 5653828 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 80/311 10/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 715913 m, 9423 m/sec, 6027242 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 85/311 10/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 760367 m, 8890 m/sec, 6398449 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 90/311 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 802696 m, 8465 m/sec, 6772473 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 95/311 12/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 844312 m, 8323 m/sec, 7147775 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 100/311 12/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 885686 m, 8274 m/sec, 7523608 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 105/311 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 927907 m, 8444 m/sec, 7902063 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 110/311 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 967686 m, 7955 m/sec, 8280832 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 115/311 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1000383 m, 6539 m/sec, 8659565 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 120/311 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1031539 m, 6231 m/sec, 9040125 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 125/311 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1068255 m, 7343 m/sec, 9415468 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 130/311 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1098636 m, 6076 m/sec, 9789486 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 135/311 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1125904 m, 5453 m/sec, 10166843 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 140/311 16/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1158206 m, 6460 m/sec, 10552329 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 145/311 16/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1201756 m, 8710 m/sec, 10927121 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 150/311 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1243617 m, 8372 m/sec, 11285714 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 155/311 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1282290 m, 7734 m/sec, 11647840 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 160/311 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1315814 m, 6704 m/sec, 12013067 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 165/311 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1344434 m, 5724 m/sec, 12375055 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 170/311 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1386950 m, 8503 m/sec, 12733042 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 175/311 19/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1429492 m, 8508 m/sec, 13087683 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 180/311 19/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1469127 m, 7927 m/sec, 13442605 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 185/311 20/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1509288 m, 8032 m/sec, 13798431 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 190/311 20/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1547811 m, 7704 m/sec, 14153745 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 195/311 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1587455 m, 7928 m/sec, 14510778 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 200/311 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1628840 m, 8277 m/sec, 14869934 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 205/311 22/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1663893 m, 7010 m/sec, 15231113 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 210/311 22/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1693688 m, 5959 m/sec, 15593631 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 215/311 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1725868 m, 6436 m/sec, 15956047 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 220/311 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1759643 m, 6755 m/sec, 16317534 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 225/311 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1787686 m, 5608 m/sec, 16680444 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 230/311 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1813641 m, 5191 m/sec, 17042803 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 235/311 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1845834 m, 6438 m/sec, 17407779 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 240/311 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1888249 m, 8483 m/sec, 17768649 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 245/311 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1929183 m, 8186 m/sec, 18122662 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 250/311 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 1968485 m, 7860 m/sec, 18488406 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 255/311 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2002095 m, 6722 m/sec, 18856450 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 260/311 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2031046 m, 5790 m/sec, 19223757 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 265/311 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2077358 m, 9262 m/sec, 19585805 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 270/311 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2122587 m, 9045 m/sec, 19946734 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 275/311 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2167003 m, 8883 m/sec, 20315761 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 280/311 29/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2208760 m, 8351 m/sec, 20685125 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 285/311 29/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2254305 m, 9109 m/sec, 21057432 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 290/311 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2298286 m, 8796 m/sec, 21433270 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 295/311 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2341314 m, 8605 m/sec, 21804645 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 300/311 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2380149 m, 7767 m/sec, 22176569 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 305/311 31/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2423196 m, 8609 m/sec, 22545664 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 310/311 32/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 2466795 m, 8719 m/sec, 22918522 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09
lola: time limit : 311 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11
lola: time limit : 3113 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 5/311 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 120626 m, 24125 m/sec, 337644 t fired, .
38 LTL EXCL 5/3113 1/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 54728 m, -482413 m/sec, 357895 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 10/311 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 237779 m, 23430 m/sec, 677783 t fired, .
38 LTL EXCL 10/283 2/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 103344 m, 9723 m/sec, 717179 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 15/311 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 354170 m, 23278 m/sec, 1021459 t fired, .
38 LTL EXCL 15/283 3/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 152637 m, 9858 m/sec, 1084172 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 20/311 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 456910 m, 20548 m/sec, 1369535 t fired, .
38 LTL EXCL 20/283 3/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 200452 m, 9563 m/sec, 1449884 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 25/311 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 561697 m, 20957 m/sec, 1721138 t fired, .
38 LTL EXCL 25/283 4/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 248480 m, 9605 m/sec, 1813582 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 30/311 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 678654 m, 23391 m/sec, 2060630 t fired, .
38 LTL EXCL 30/283 5/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 293177 m, 8939 m/sec, 2177553 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 35/311 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 785262 m, 21321 m/sec, 2406538 t fired, .
38 LTL EXCL 35/283 5/5 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 328649 m, 7094 m/sec, 2542692 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 40/311 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 887381 m, 20423 m/sec, 2748852 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 45/311 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 986594 m, 19842 m/sec, 3085623 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 50/311 20/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1086264 m, 19934 m/sec, 3425765 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 55/311 22/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1180728 m, 18892 m/sec, 3775123 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 60/311 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1272347 m, 18323 m/sec, 4140761 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 65/311 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1372590 m, 20048 m/sec, 4499825 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 70/311 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1469211 m, 19324 m/sec, 4832746 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 75/311 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1559425 m, 18042 m/sec, 5174943 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 80/311 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1661002 m, 20315 m/sec, 5509761 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 85/311 32/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 1759849 m, 19769 m/sec, 5844389 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08
lola: time limit : 335 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08
lola: result : true
lola: markings : 22
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07
lola: time limit : 377 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 5/377 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07 278583 m, 55716 m/sec, 310063 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 10/377 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07 550749 m, 54433 m/sec, 621379 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/429 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 130147 m, 26029 m/sec, 340344 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/429 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 251785 m, 24327 m/sec, 679933 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/429 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 372923 m, 24227 m/sec, 1018402 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/429 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 486746 m, 22764 m/sec, 1358394 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/429 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 607995 m, 24249 m/sec, 1699041 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/429 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 727240 m, 23849 m/sec, 2056680 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/429 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 846208 m, 23793 m/sec, 2414261 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/429 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 958933 m, 22545 m/sec, 2773162 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/429 19/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1085410 m, 25295 m/sec, 3128485 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/429 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1204488 m, 23815 m/sec, 3484967 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/429 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1322502 m, 23602 m/sec, 3841932 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/429 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1435260 m, 22551 m/sec, 4200149 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/429 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1554169 m, 23781 m/sec, 4563196 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/429 29/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1665673 m, 22300 m/sec, 4922371 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/429 31/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 1774044 m, 21674 m/sec, 5281385 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02
lola: time limit : 488 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 5/488 2/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 138608 m, 27721 m/sec, 323557 t fired, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 10/488 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 270571 m, 26392 m/sec, 649203 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 15/488 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 400720 m, 26029 m/sec, 974806 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 20/488 4/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 531325 m, 26121 m/sec, 1300193 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 25/488 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 658685 m, 25472 m/sec, 1618441 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 30/488 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 788533 m, 25969 m/sec, 1943673 t fired, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 35/488 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 916666 m, 25626 m/sec, 2268919 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 40/488 8/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1038442 m, 24355 m/sec, 2595710 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 45/488 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1162052 m, 24722 m/sec, 2921530 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 50/488 10/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1285722 m, 24734 m/sec, 3248082 t fired, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 55/488 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1406173 m, 24090 m/sec, 3572080 t fired, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 60/488 12/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1536437 m, 26052 m/sec, 3896221 t fired, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 65/488 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1660732 m, 24859 m/sec, 4221344 t fired, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 70/488 13/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1783294 m, 24512 m/sec, 4546744 t fired, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 75/488 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 1906562 m, 24653 m/sec, 4872463 t fired, .
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 80/488 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2034578 m, 25603 m/sec, 5198441 t fired, .
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 85/488 16/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2162243 m, 25533 m/sec, 5524578 t fired, .
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 90/488 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2284308 m, 24413 m/sec, 5850507 t fired, .
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 95/488 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2407748 m, 24688 m/sec, 6176619 t fired, .
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 100/488 19/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2533104 m, 25071 m/sec, 6503024 t fired, .
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 105/488 20/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2661041 m, 25587 m/sec, 6828385 t fired, .
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 110/488 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2780037 m, 23799 m/sec, 7147750 t fired, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 115/488 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 2894441 m, 22880 m/sec, 7451777 t fired, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 120/488 22/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3016480 m, 24407 m/sec, 7777269 t fired, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 125/488 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3143766 m, 25457 m/sec, 8100201 t fired, .
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 130/488 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3269729 m, 25192 m/sec, 8423715 t fired, .
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 135/488 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3393681 m, 24790 m/sec, 8752893 t fired, .
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 140/488 26/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3518425 m, 24948 m/sec, 9082232 t fired, .
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 145/488 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3643076 m, 24930 m/sec, 9412096 t fired, .
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 150/488 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3766307 m, 24646 m/sec, 9741143 t fired, .
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 155/488 29/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 3888921 m, 24522 m/sec, 10070301 t fired, .
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 160/488 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 4005851 m, 23386 m/sec, 10401313 t fired, .
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 165/488 30/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 4122447 m, 23319 m/sec, 10730401 t fired, .
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 170/488 31/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 4239270 m, 23364 m/sec, 11060240 t fired, .
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 175/488 32/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 4356110 m, 23368 m/sec, 11390674 t fired, .
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01
lola: time limit : 549 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01
lola: result : false
lola: markings : 1214
lola: fired transitions : 1214
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 18 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06
lola: time limit : 687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06
lola: result : false
lola: markings : 519
lola: fired transitions : 519
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14
lola: time limit : 1374 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 5/1374 7/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 279885 m, 55977 m/sec, 493603 t fired, .
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 10/1374 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 559819 m, 55986 m/sec, 993593 t fired, .
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 15/1374 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 839123 m, 55860 m/sec, 1492769 t fired, .
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 20/1374 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 1116082 m, 55391 m/sec, 1992373 t fired, .
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10
lola: time limit : 2723 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 5/2723 3/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 173576 m, 34715 m/sec, 290334 t fired, .
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 10/2723 5/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 320736 m, 29432 m/sec, 554175 t fired, .
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 15/2723 6/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 450378 m, 25928 m/sec, 785887 t fired, .
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 20/2723 8/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 590469 m, 28018 m/sec, 1038140 t fired, .
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 25/2723 9/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 714063 m, 24718 m/sec, 1264725 t fired, .
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 30/2723 11/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 830501 m, 23287 m/sec, 1472726 t fired, .
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 35/2723 12/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 973219 m, 28543 m/sec, 1727651 t fired, .
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 40/2723 14/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1097242 m, 24804 m/sec, 1955988 t fired, .
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 45/2723 15/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1217049 m, 23961 m/sec, 2174658 t fired, .
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 50/2723 17/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1332855 m, 23161 m/sec, 2392699 t fired, .
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 55/2723 18/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1442356 m, 21900 m/sec, 2597716 t fired, .
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 60/2723 20/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1561212 m, 23771 m/sec, 2805875 t fired, .
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 65/2723 21/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1695689 m, 26895 m/sec, 3054566 t fired, .
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 70/2723 23/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1819009 m, 24664 m/sec, 3281781 t fired, .
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 75/2723 24/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 1938278 m, 23853 m/sec, 3498613 t fired, .
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 80/2723 25/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2049982 m, 22340 m/sec, 3706809 t fired, .
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 85/2723 27/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2157308 m, 21465 m/sec, 3911159 t fired, .
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 90/2723 28/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2271750 m, 22888 m/sec, 4115112 t fired, .
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 95/2723 29/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2385996 m, 22849 m/sec, 4331073 t fired, .
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 100/2723 31/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2494155 m, 21631 m/sec, 4539360 t fired, .
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 105/2723 32/32 FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 2600473 m, 21263 m/sec, 4739754 t fired, .
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1563 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1568 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1573 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1578 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1583 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1588 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1593 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1598 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1608 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1613 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1623 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1628 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1633 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1638 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1643 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1648 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1653 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1658 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1663 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1668 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1673 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1678 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1683 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1688 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1693 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1698 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1703 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1708 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1713 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1718 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1723 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1823 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1828 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1833 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1838 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1843 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1848 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1853 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1908 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1913 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1918 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1923 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1928 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1933 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1938 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1943 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1948 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1953 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1958 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1963 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1968 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1973 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1978 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1983 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1988 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1993 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1998 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2003 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2008 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2013 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2018 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2023 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2028 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2033 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2038 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2043 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2048 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2053 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2058 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2063 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2068 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2073 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2078 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2083 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2088 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2093 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2098 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2103 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2108 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2113 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2118 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2123 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-01: LTL false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-04: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-05: INITIAL true preprocessing
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-06: CONJ false LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-08: LTL true LTL model checker
FamilyReunion-COL-L00020M0002C001P001G001-LTLFireability-13: INITIAL true preprocessing
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00020M0002C001P001G001"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00020M0002C001P001G001, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851500308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00020M0002C001P001G001.tgz
mv FamilyReunion-COL-L00020M0002C001P001G001 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;