About the Execution of LoLA for FMS-PT-00050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2786.615 | 104759.00 | 89928.00 | 330.20 | FT?TT?T?TFT??TFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851400218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FMS-PT-00050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851400218
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 20:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 19:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 19:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 20:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Feb 25 20:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 20:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 20:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00050-CTLFireability-00
FORMULA_NAME FMS-PT-00050-CTLFireability-01
FORMULA_NAME FMS-PT-00050-CTLFireability-02
FORMULA_NAME FMS-PT-00050-CTLFireability-03
FORMULA_NAME FMS-PT-00050-CTLFireability-04
FORMULA_NAME FMS-PT-00050-CTLFireability-05
FORMULA_NAME FMS-PT-00050-CTLFireability-06
FORMULA_NAME FMS-PT-00050-CTLFireability-07
FORMULA_NAME FMS-PT-00050-CTLFireability-08
FORMULA_NAME FMS-PT-00050-CTLFireability-09
FORMULA_NAME FMS-PT-00050-CTLFireability-10
FORMULA_NAME FMS-PT-00050-CTLFireability-11
FORMULA_NAME FMS-PT-00050-CTLFireability-12
FORMULA_NAME FMS-PT-00050-CTLFireability-13
FORMULA_NAME FMS-PT-00050-CTLFireability-14
FORMULA_NAME FMS-PT-00050-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678431893915
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00050
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT FMS-PT-00050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA FMS-PT-00050-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678431998674
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-00050-CTLFireability-01
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 4 (type EXCL) for FMS-PT-00050-CTLFireability-01
lola: result : true
lola: markings : 1797214
lola: fired transitions : 4378611
lola: time used : 3.000000
lola: memory pages used : 8
lola: LAUNCH task # 46 (type EXCL) for 45 FMS-PT-00050-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for FMS-PT-00050-CTLFireability-15
lola: result : false
lola: markings : 11
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 FMS-PT-00050-CTLFireability-14
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for FMS-PT-00050-CTLFireability-14
lola: result : false
lola: markings : 5317
lola: fired transitions : 14372
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 FMS-PT-00050-CTLFireability-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for FMS-PT-00050-CTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 FMS-PT-00050-CTLFireability-12
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 1/299 6/32 FMS-PT-00050-CTLFireability-12 1263746 m, 252749 m/sec, 1484785 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 6/299 19/32 FMS-PT-00050-CTLFireability-12 4409081 m, 629067 m/sec, 6260969 t fired, .
Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 11/299 32/32 FMS-PT-00050-CTLFireability-12 7474831 m, 613150 m/sec, 11190186 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for FMS-PT-00050-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 FMS-PT-00050-CTLFireability-11
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/325 17/32 FMS-PT-00050-CTLFireability-11 4076119 m, 815223 m/sec, 9525186 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/325 32/32 FMS-PT-00050-CTLFireability-11 7711705 m, 727117 m/sec, 18076084 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for FMS-PT-00050-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 FMS-PT-00050-CTLFireability-10
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for FMS-PT-00050-CTLFireability-10
lola: result : true
lola: markings : 462
lola: fired transitions : 464
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 FMS-PT-00050-CTLFireability-09
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for FMS-PT-00050-CTLFireability-09
lola: result : false
lola: markings : 372912
lola: fired transitions : 451825
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 25 (type EXCL) for 24 FMS-PT-00050-CTLFireability-08
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for FMS-PT-00050-CTLFireability-08
lola: result : true
lola: markings : 211702
lola: fired transitions : 740929
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-00050-CTLFireability-06
lola: time limit : 509 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for FMS-PT-00050-CTLFireability-06
lola: result : true
lola: markings : 558
lola: fired transitions : 610
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-00050-CTLFireability-05
lola: time limit : 594 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/594 19/32 FMS-PT-00050-CTLFireability-05 4299609 m, 859921 m/sec, 5538291 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for FMS-PT-00050-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 FMS-PT-00050-CTLFireability-04
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for FMS-PT-00050-CTLFireability-04
lola: result : true
lola: markings : 59340
lola: fired transitions : 107350
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 FMS-PT-00050-CTLFireability-07
lola: time limit : 888 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 AGEF EXCL 5/888 15/32 FMS-PT-00050-CTLFireability-07 3894564 m, 778912 m/sec, 12620803 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 AGEF EXCL 10/888 27/32 FMS-PT-00050-CTLFireability-07 7342992 m, 689685 m/sec, 24412493 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for FMS-PT-00050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-00050-CTLFireability-02
lola: time limit : 1179 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1179 7/32 FMS-PT-00050-CTLFireability-02 1629803 m, 325960 m/sec, 6945247 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1179 12/32 FMS-PT-00050-CTLFireability-02 2906326 m, 255304 m/sec, 13374868 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1179 17/32 FMS-PT-00050-CTLFireability-02 4076881 m, 234111 m/sec, 19586528 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1179 21/32 FMS-PT-00050-CTLFireability-02 5191188 m, 222861 m/sec, 25647594 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/1179 26/32 FMS-PT-00050-CTLFireability-02 6268159 m, 215394 m/sec, 31656252 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/1179 30/32 FMS-PT-00050-CTLFireability-02 7310099 m, 208388 m/sec, 37576257 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FMS-PT-00050-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-00050-CTLFireability-00
lola: time limit : 1752 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FMS-PT-00050-CTLFireability-00
lola: result : false
lola: markings : 7961
lola: fired transitions : 20782
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-00050-CTLFireability-03
lola: time limit : 3504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-00: CTL false CTL model checker
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-07: AGEF 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3504 7/32 FMS-PT-00050-CTLFireability-03 1592468 m, 318493 m/sec, 9185894 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for FMS-PT-00050-CTLFireability-03
lola: result : true
lola: markings : 2173451
lola: fired transitions : 17783184
lola: time used : 9.000000
lola: memory pages used : 9
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLFireability-00: CTL false CTL model checker
FMS-PT-00050-CTLFireability-01: CTL true CTL model checker
FMS-PT-00050-CTLFireability-02: CTL unknown AGGR
FMS-PT-00050-CTLFireability-03: CTL true CTL model checker
FMS-PT-00050-CTLFireability-04: CTL true CTL model checker
FMS-PT-00050-CTLFireability-05: CTL unknown AGGR
FMS-PT-00050-CTLFireability-06: CTL true CTL model checker
FMS-PT-00050-CTLFireability-07: AGEF unknown AGGR
FMS-PT-00050-CTLFireability-08: CTL true CTL model checker
FMS-PT-00050-CTLFireability-09: CTL false CTL model checker
FMS-PT-00050-CTLFireability-10: CTL true CTL model checker
FMS-PT-00050-CTLFireability-11: CTL unknown AGGR
FMS-PT-00050-CTLFireability-12: CTL unknown AGGR
FMS-PT-00050-CTLFireability-13: CTL true CTL model checker
FMS-PT-00050-CTLFireability-14: CTL false CTL model checker
FMS-PT-00050-CTLFireability-15: CTL false CTL model checker
Time elapsed: 105 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FMS-PT-00050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851400218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00050.tgz
mv FMS-PT-00050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;