About the Execution of LoLA for Echo-PT-d02r15
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
2312.147 | 591222.00 | 598574.00 | 1165.40 | ?FT????FFTTT?F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851200066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Echo-PT-d02r15, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851200066
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 9.5K Feb 25 14:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 25 14:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 14:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 14:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 25 14:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 25 14:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 14:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 25 14:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 917K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r15-CTLFireability-00
FORMULA_NAME Echo-PT-d02r15-CTLFireability-01
FORMULA_NAME Echo-PT-d02r15-CTLFireability-02
FORMULA_NAME Echo-PT-d02r15-CTLFireability-03
FORMULA_NAME Echo-PT-d02r15-CTLFireability-04
FORMULA_NAME Echo-PT-d02r15-CTLFireability-05
FORMULA_NAME Echo-PT-d02r15-CTLFireability-06
FORMULA_NAME Echo-PT-d02r15-CTLFireability-07
FORMULA_NAME Echo-PT-d02r15-CTLFireability-08
FORMULA_NAME Echo-PT-d02r15-CTLFireability-09
FORMULA_NAME Echo-PT-d02r15-CTLFireability-10
FORMULA_NAME Echo-PT-d02r15-CTLFireability-11
FORMULA_NAME Echo-PT-d02r15-CTLFireability-12
FORMULA_NAME Echo-PT-d02r15-CTLFireability-13
FORMULA_NAME Echo-PT-d02r15-CTLFireability-14
FORMULA_NAME Echo-PT-d02r15-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678411070021
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r15
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Echo-PT-d02r15
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Echo-PT-d02r15-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r15-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678411661243
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 17 (type EXCL) for 10 Echo-PT-d02r15-CTLFireability-02
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for Echo-PT-d02r15-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 5 (type EXCL) for 0 Echo-PT-d02r15-CTLFireability-00
lola: time limit : 108 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:736
lola: rewrite Frontend/Parser/formula_rewrite.k:696
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 99 (type FNDP) for 25 Echo-PT-d02r15-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 25 Echo-PT-d02r15-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 102 (type SRCH) for 25 Echo-PT-d02r15-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: FINISHED task # 102 (type SRCH) for Echo-PT-d02r15-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/CTLFireability-100.sara.
lola: FINISHED task # 99 (type FNDP) for Echo-PT-d02r15-CTLFireability-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 100 (type EQUN) for Echo-PT-d02r15-CTLFireability-03 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 108 (type FNDP) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type EQUN) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type SRCH) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 113 (type SRCH) for Echo-PT-d02r15-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 109 (type FNDP) for 60 Echo-PT-d02r15-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type FNDP) for Echo-PT-d02r15-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 110 (type EQUN) for Echo-PT-d02r15-CTLFireability-04 (obsolete)
lola: LAUNCH task # 106 (type FNDP) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type EQUN) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: FINISHED task # 109 (type FNDP) for Echo-PT-d02r15-CTLFireability-08
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 118 (type SRCH) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type FNDP) for Echo-PT-d02r15-CTLFireability-04
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 112 (type EQUN) for Echo-PT-d02r15-CTLFireability-04 (obsolete)
lola: CANCELED task # 118 (type SRCH) for Echo-PT-d02r15-CTLFireability-04 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-110.sara.
lola: FINISHED task # 118 (type SRCH) for Echo-PT-d02r15-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/CTLFireability-112.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 5 0 0 2
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 8 0 0 5
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 2/171 1/32 Echo-PT-d02r15-CTLFireability-00 86122 m, 17224 m/sec, 528257 t fired, .
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 112 (type EQUN) for Echo-PT-d02r15-CTLFireability-04
lola: result : unknown
lola: FINISHED task # 110 (type EQUN) for Echo-PT-d02r15-CTLFireability-04
lola: result : unknown
lola: FINISHED task # 100 (type EQUN) for Echo-PT-d02r15-CTLFireability-03
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 7/171 3/32 Echo-PT-d02r15-CTLFireability-00 300960 m, 42967 m/sec, 2073968 t fired, .
Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 12/171 5/32 Echo-PT-d02r15-CTLFireability-00 507551 m, 41318 m/sec, 3662252 t fired, .
Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 17/171 7/32 Echo-PT-d02r15-CTLFireability-00 708264 m, 40142 m/sec, 5213006 t fired, .
Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 22/171 10/32 Echo-PT-d02r15-CTLFireability-00 908790 m, 40105 m/sec, 6770463 t fired, .
Time elapsed: 30 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 27/171 11/32 Echo-PT-d02r15-CTLFireability-00 1097547 m, 37751 m/sec, 8252213 t fired, .
Time elapsed: 35 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 32/171 13/32 Echo-PT-d02r15-CTLFireability-00 1271975 m, 34885 m/sec, 9778408 t fired, .
Time elapsed: 40 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 37/171 14/32 Echo-PT-d02r15-CTLFireability-00 1448535 m, 35312 m/sec, 11319855 t fired, .
Time elapsed: 45 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 42/171 15/32 Echo-PT-d02r15-CTLFireability-00 1627286 m, 35750 m/sec, 12852590 t fired, .
Time elapsed: 50 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 47/171 17/32 Echo-PT-d02r15-CTLFireability-00 1807873 m, 36117 m/sec, 14298776 t fired, .
Time elapsed: 55 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 52/171 19/32 Echo-PT-d02r15-CTLFireability-00 1979925 m, 34410 m/sec, 15799365 t fired, .
Time elapsed: 60 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 57/171 21/32 Echo-PT-d02r15-CTLFireability-00 2155802 m, 35175 m/sec, 17338019 t fired, .
Time elapsed: 65 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 62/171 22/32 Echo-PT-d02r15-CTLFireability-00 2334930 m, 35825 m/sec, 18862284 t fired, .
Time elapsed: 70 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 67/171 24/32 Echo-PT-d02r15-CTLFireability-00 2519968 m, 37007 m/sec, 20356918 t fired, .
Time elapsed: 75 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 72/171 26/32 Echo-PT-d02r15-CTLFireability-00 2694297 m, 34865 m/sec, 21881821 t fired, .
Time elapsed: 80 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 77/171 28/32 Echo-PT-d02r15-CTLFireability-00 2870242 m, 35189 m/sec, 23421415 t fired, .
Time elapsed: 85 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 82/171 30/32 Echo-PT-d02r15-CTLFireability-00 3055765 m, 37104 m/sec, 24972807 t fired, .
Time elapsed: 90 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 87/171 32/32 Echo-PT-d02r15-CTLFireability-00 3247437 m, 38334 m/sec, 26552600 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 5 (type EXCL) for Echo-PT-d02r15-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 70 (type EXCL) for 67 Echo-PT-d02r15-CTLFireability-09
lola: time limit : 175 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for Echo-PT-d02r15-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 Echo-PT-d02r15-CTLFireability-07
lola: time limit : 184 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for Echo-PT-d02r15-CTLFireability-07
lola: result : false
lola: markings : 454
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 Echo-PT-d02r15-CTLFireability-05
lola: time limit : 194 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/194 2/32 Echo-PT-d02r15-CTLFireability-05 187773 m, 37554 m/sec, 1603176 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/194 4/32 Echo-PT-d02r15-CTLFireability-05 354431 m, 33331 m/sec, 3200678 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/194 6/32 Echo-PT-d02r15-CTLFireability-05 522216 m, 33557 m/sec, 4811743 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/194 7/32 Echo-PT-d02r15-CTLFireability-05 692339 m, 34024 m/sec, 6468090 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/194 9/32 Echo-PT-d02r15-CTLFireability-05 863975 m, 34327 m/sec, 8140835 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/194 11/32 Echo-PT-d02r15-CTLFireability-05 1029763 m, 33157 m/sec, 9753828 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/194 12/32 Echo-PT-d02r15-CTLFireability-05 1182576 m, 30562 m/sec, 11374480 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/194 13/32 Echo-PT-d02r15-CTLFireability-05 1335999 m, 30684 m/sec, 13012592 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/194 14/32 Echo-PT-d02r15-CTLFireability-05 1490961 m, 30992 m/sec, 14660905 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/194 16/32 Echo-PT-d02r15-CTLFireability-05 1648397 m, 31487 m/sec, 16302209 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/194 17/32 Echo-PT-d02r15-CTLFireability-05 1807939 m, 31908 m/sec, 17915132 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/194 19/32 Echo-PT-d02r15-CTLFireability-05 1959525 m, 30317 m/sec, 19537364 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/194 20/32 Echo-PT-d02r15-CTLFireability-05 2111632 m, 30421 m/sec, 21169946 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/194 22/32 Echo-PT-d02r15-CTLFireability-05 2265699 m, 30813 m/sec, 22818789 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/194 23/32 Echo-PT-d02r15-CTLFireability-05 2429144 m, 32689 m/sec, 24456479 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/194 25/32 Echo-PT-d02r15-CTLFireability-05 2582488 m, 30668 m/sec, 26078892 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/194 27/32 Echo-PT-d02r15-CTLFireability-05 2734967 m, 30495 m/sec, 27711624 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 90/194 28/32 Echo-PT-d02r15-CTLFireability-05 2889728 m, 30952 m/sec, 29357157 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 95/194 30/32 Echo-PT-d02r15-CTLFireability-05 3047112 m, 31476 m/sec, 30998527 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 100/194 31/32 Echo-PT-d02r15-CTLFireability-05 3203866 m, 31350 m/sec, 32575813 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for Echo-PT-d02r15-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
Echo-PT-d02r15-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-02: DISJ 0 3 0 0 5 0 0 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-09: CONJ 0 2 0 0 4 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 10 Echo-PT-d02r15-CTLFireability-02
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for Echo-PT-d02r15-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 10 Echo-PT-d02r15-CTLFireability-02
lola: time limit : 212 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for Echo-PT-d02r15-CTLFireability-02
lola: result : true
lola: markings : 276
lola: fired transitions : 275
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 Echo-PT-d02r15-CTLFireability-01
lola: time limit : 242 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for Echo-PT-d02r15-CTLFireability-01
lola: result : false
lola: markings : 450
lola: fired transitions : 449
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 Echo-PT-d02r15-CTLFireability-00
lola: time limit : 261 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for Echo-PT-d02r15-CTLFireability-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 124 (type EXCL) for 67 Echo-PT-d02r15-CTLFireability-09
lola: time limit : 282 sec
lola: memory limit: 32 pages
lola: FINISHED task # 124 (type EXCL) for Echo-PT-d02r15-CTLFireability-09
lola: result : false
lola: markings : 450
lola: fired transitions : 450
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 104 (type EXCL) for 54 Echo-PT-d02r15-CTLFireability-06
lola: time limit : 339 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
104 LTL EXCL 5/339 6/32 Echo-PT-d02r15-CTLFireability-06 679311 m, 135862 m/sec, 1120114 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
104 LTL EXCL 10/339 12/32 Echo-PT-d02r15-CTLFireability-06 1350803 m, 134298 m/sec, 2295121 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
104 LTL EXCL 15/339 18/32 Echo-PT-d02r15-CTLFireability-06 2078894 m, 145618 m/sec, 3356081 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
104 LTL EXCL 20/339 25/32 Echo-PT-d02r15-CTLFireability-06 2828723 m, 149965 m/sec, 4462977 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
104 LTL EXCL 25/339 31/32 Echo-PT-d02r15-CTLFireability-06 3542444 m, 142744 m/sec, 5600736 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 104 (type EXCL) for Echo-PT-d02r15-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 2 0 0 6 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-11: ER 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 97 (type EXCL) for 93 Echo-PT-d02r15-CTLFireability-15
lola: time limit : 373 sec
lola: memory limit: 32 pages
lola: FINISHED task # 97 (type EXCL) for Echo-PT-d02r15-CTLFireability-15
lola: result : false
lola: markings : 101
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 96 (type EXCL) for 78 Echo-PT-d02r15-CTLFireability-10
lola: time limit : 420 sec
lola: memory limit: 32 pages
lola: FINISHED task # 96 (type EXCL) for Echo-PT-d02r15-CTLFireability-10
lola: result : false
lola: markings : 381
lola: fired transitions : 380
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 82 (type EXCL) for 81 Echo-PT-d02r15-CTLFireability-11
lola: time limit : 480 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EXCL) for Echo-PT-d02r15-CTLFireability-11
lola: result : true
lola: markings : 138
lola: fired transitions : 137
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 25 Echo-PT-d02r15-CTLFireability-03
lola: time limit : 560 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for Echo-PT-d02r15-CTLFireability-03
lola: result : false
lola: markings : 450
lola: fired transitions : 913
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 91 (type EXCL) for 90 Echo-PT-d02r15-CTLFireability-14
lola: time limit : 672 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 4/672 3/32 Echo-PT-d02r15-CTLFireability-14 243686 m, 48737 m/sec, 1620963 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 9/672 5/32 Echo-PT-d02r15-CTLFireability-14 452979 m, 41858 m/sec, 3249699 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 14/672 7/32 Echo-PT-d02r15-CTLFireability-14 675709 m, 44546 m/sec, 4954041 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 19/672 9/32 Echo-PT-d02r15-CTLFireability-14 893536 m, 43565 m/sec, 6647142 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 24/672 11/32 Echo-PT-d02r15-CTLFireability-14 1104583 m, 42209 m/sec, 8316252 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 29/672 13/32 Echo-PT-d02r15-CTLFireability-14 1301976 m, 39478 m/sec, 10046875 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 34/672 14/32 Echo-PT-d02r15-CTLFireability-14 1505251 m, 40655 m/sec, 11796192 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 39/672 16/32 Echo-PT-d02r15-CTLFireability-14 1710201 m, 40990 m/sec, 13495213 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 44/672 18/32 Echo-PT-d02r15-CTLFireability-14 1911199 m, 40199 m/sec, 15197403 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 49/672 20/32 Echo-PT-d02r15-CTLFireability-14 2109186 m, 39597 m/sec, 16924416 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 54/672 22/32 Echo-PT-d02r15-CTLFireability-14 2305868 m, 39336 m/sec, 18648137 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 59/672 24/32 Echo-PT-d02r15-CTLFireability-14 2510620 m, 40950 m/sec, 20273980 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 64/672 26/32 Echo-PT-d02r15-CTLFireability-14 2699018 m, 37679 m/sec, 21925171 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 69/672 28/32 Echo-PT-d02r15-CTLFireability-14 2892828 m, 38762 m/sec, 23602015 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 74/672 30/32 Echo-PT-d02r15-CTLFireability-14 3094558 m, 40346 m/sec, 25281558 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
91 CTL EXCL 79/672 32/32 Echo-PT-d02r15-CTLFireability-14 3291303 m, 39349 m/sec, 26946513 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 91 (type EXCL) for Echo-PT-d02r15-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 85 (type EXCL) for 84 Echo-PT-d02r15-CTLFireability-12
lola: time limit : 819 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 5/819 3/32 Echo-PT-d02r15-CTLFireability-12 252231 m, 50446 m/sec, 1690371 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 10/819 5/32 Echo-PT-d02r15-CTLFireability-12 470082 m, 43570 m/sec, 3382779 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 15/819 7/32 Echo-PT-d02r15-CTLFireability-12 691250 m, 44233 m/sec, 5075397 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 20/819 10/32 Echo-PT-d02r15-CTLFireability-12 911121 m, 43974 m/sec, 6786468 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 25/819 11/32 Echo-PT-d02r15-CTLFireability-12 1116181 m, 41012 m/sec, 8416351 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 30/819 13/32 Echo-PT-d02r15-CTLFireability-12 1307305 m, 38224 m/sec, 10090267 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 35/819 14/32 Echo-PT-d02r15-CTLFireability-12 1505115 m, 39562 m/sec, 11795230 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 40/819 16/32 Echo-PT-d02r15-CTLFireability-12 1713876 m, 41752 m/sec, 13524930 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 45/819 18/32 Echo-PT-d02r15-CTLFireability-12 1915944 m, 40413 m/sec, 15235547 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 50/819 20/32 Echo-PT-d02r15-CTLFireability-12 2113457 m, 39502 m/sec, 16963036 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 55/819 22/32 Echo-PT-d02r15-CTLFireability-12 2313340 m, 39976 m/sec, 18712531 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 60/819 24/32 Echo-PT-d02r15-CTLFireability-12 2527561 m, 42844 m/sec, 20424692 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 65/819 26/32 Echo-PT-d02r15-CTLFireability-12 2729145 m, 40316 m/sec, 22192747 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 70/819 29/32 Echo-PT-d02r15-CTLFireability-12 2931373 m, 40445 m/sec, 23936460 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 CTL EXCL 75/819 31/32 Echo-PT-d02r15-CTLFireability-12 3145619 m, 42849 m/sec, 25684142 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 85 (type EXCL) for Echo-PT-d02r15-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 1 0 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 25 Echo-PT-d02r15-CTLFireability-03
lola: time limit : 1066 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/1066 3/32 Echo-PT-d02r15-CTLFireability-03 258064 m, 51612 m/sec, 1737767 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/1066 5/32 Echo-PT-d02r15-CTLFireability-03 481939 m, 44775 m/sec, 3479193 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/1066 7/32 Echo-PT-d02r15-CTLFireability-03 708749 m, 45362 m/sec, 5216467 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/1066 10/32 Echo-PT-d02r15-CTLFireability-03 936573 m, 45564 m/sec, 6963019 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/1066 12/32 Echo-PT-d02r15-CTLFireability-03 1142626 m, 41210 m/sec, 8651484 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/1066 13/32 Echo-PT-d02r15-CTLFireability-03 1341069 m, 39688 m/sec, 10380839 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/1066 15/32 Echo-PT-d02r15-CTLFireability-03 1542401 m, 40266 m/sec, 12128657 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/1066 17/32 Echo-PT-d02r15-CTLFireability-03 1753387 m, 42197 m/sec, 13837437 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/1066 19/32 Echo-PT-d02r15-CTLFireability-03 1949995 m, 39321 m/sec, 15533985 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/1066 21/32 Echo-PT-d02r15-CTLFireability-03 2146069 m, 39214 m/sec, 17252135 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/1066 23/32 Echo-PT-d02r15-CTLFireability-03 2353164 m, 41419 m/sec, 18997915 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/1066 25/32 Echo-PT-d02r15-CTLFireability-03 2564007 m, 42168 m/sec, 20751643 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/1066 27/32 Echo-PT-d02r15-CTLFireability-03 2766070 m, 40412 m/sec, 22491009 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/1066 29/32 Echo-PT-d02r15-CTLFireability-03 2964327 m, 39651 m/sec, 24227699 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 1 0 7 0 0 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/1066 31/32 Echo-PT-d02r15-CTLFireability-03 3180754 m, 43285 m/sec, 25963698 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Echo-PT-d02r15-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 1 0 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 36 Echo-PT-d02r15-CTLFireability-04
lola: time limit : 1559 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/1559 2/32 Echo-PT-d02r15-CTLFireability-04 191585 m, 38317 m/sec, 1831190 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/1559 4/32 Echo-PT-d02r15-CTLFireability-04 363595 m, 34402 m/sec, 3646149 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/1559 6/32 Echo-PT-d02r15-CTLFireability-04 533013 m, 33883 m/sec, 5453173 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/1559 7/32 Echo-PT-d02r15-CTLFireability-04 702222 m, 33841 m/sec, 7271599 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/1559 9/32 Echo-PT-d02r15-CTLFireability-04 872767 m, 34109 m/sec, 9102087 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/1559 11/32 Echo-PT-d02r15-CTLFireability-04 1037509 m, 32948 m/sec, 10870071 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/1559 12/32 Echo-PT-d02r15-CTLFireability-04 1189901 m, 30478 m/sec, 12647004 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/1559 13/32 Echo-PT-d02r15-CTLFireability-04 1346616 m, 31343 m/sec, 14465708 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/1559 14/32 Echo-PT-d02r15-CTLFireability-04 1503900 m, 31456 m/sec, 16296591 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/1559 16/32 Echo-PT-d02r15-CTLFireability-04 1656040 m, 30428 m/sec, 18037018 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/1559 17/32 Echo-PT-d02r15-CTLFireability-04 1809729 m, 30737 m/sec, 19742320 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/1559 19/32 Echo-PT-d02r15-CTLFireability-04 1956131 m, 29280 m/sec, 21455349 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/1559 20/32 Echo-PT-d02r15-CTLFireability-04 2103245 m, 29422 m/sec, 23180154 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/1559 22/32 Echo-PT-d02r15-CTLFireability-04 2251551 m, 29661 m/sec, 24919313 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 75/1559 23/32 Echo-PT-d02r15-CTLFireability-04 2405837 m, 30857 m/sec, 26631148 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 80/1559 25/32 Echo-PT-d02r15-CTLFireability-04 2551829 m, 29198 m/sec, 28295703 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 85/1559 26/32 Echo-PT-d02r15-CTLFireability-04 2694481 m, 28530 m/sec, 29966886 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 90/1559 28/32 Echo-PT-d02r15-CTLFireability-04 2838432 m, 28790 m/sec, 31652945 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 95/1559 29/32 Echo-PT-d02r15-CTLFireability-04 2983256 m, 28964 m/sec, 33349546 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 100/1559 31/32 Echo-PT-d02r15-CTLFireability-04 3139278 m, 31204 m/sec, 35050642 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 1 0 10 0 0 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 105/1559 32/32 Echo-PT-d02r15-CTLFireability-04 3291651 m, 30474 m/sec, 36824475 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for Echo-PT-d02r15-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r15-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r15-CTLFireability-03: DISJ 0 0 0 0 7 0 1 1
Echo-PT-d02r15-CTLFireability-04: DISJ 0 0 0 0 10 0 1 3
Echo-PT-d02r15-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-06: SP ECTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r15-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 88 (type EXCL) for 87 Echo-PT-d02r15-CTLFireability-13
lola: time limit : 3009 sec
lola: memory limit: 32 pages
lola: FINISHED task # 88 (type EXCL) for Echo-PT-d02r15-CTLFireability-13
lola: result : false
lola: markings : 450
lola: fired transitions : 1813
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r15-CTLFireability-00: DISJ unknown DISJ
Echo-PT-d02r15-CTLFireability-01: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-02: DISJ true DISJ
Echo-PT-d02r15-CTLFireability-03: DISJ unknown DISJ
Echo-PT-d02r15-CTLFireability-04: DISJ unknown DISJ
Echo-PT-d02r15-CTLFireability-05: CTL unknown AGGR
Echo-PT-d02r15-CTLFireability-06: SP ECTL unknown AGGR
Echo-PT-d02r15-CTLFireability-07: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-08: CONJ false findpath
Echo-PT-d02r15-CTLFireability-09: CONJ true CONJ
Echo-PT-d02r15-CTLFireability-10: EFAG true tscc_search
Echo-PT-d02r15-CTLFireability-11: ER true state space /ER
Echo-PT-d02r15-CTLFireability-12: CTL unknown AGGR
Echo-PT-d02r15-CTLFireability-13: CTL false CTL model checker
Echo-PT-d02r15-CTLFireability-14: CTL unknown AGGR
Echo-PT-d02r15-CTLFireability-15: EFAG true tscc_search
Time elapsed: 591 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r15"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Echo-PT-d02r15, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851200066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r15.tgz
mv Echo-PT-d02r15 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;