fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851100050
Last Updated
May 14, 2023

About the Execution of LoLA for Echo-PT-d02r09

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3318.436 591877.00 568695.00 1813.60 F?T?T???FT?F?T?T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851100050.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Echo-PT-d02r09, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851100050
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 772K
-rw-r--r-- 1 mcc users 7.6K Feb 25 14:08 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 14:08 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 14:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 14:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 14:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 25 14:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 303K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r09-CTLFireability-00
FORMULA_NAME Echo-PT-d02r09-CTLFireability-01
FORMULA_NAME Echo-PT-d02r09-CTLFireability-02
FORMULA_NAME Echo-PT-d02r09-CTLFireability-03
FORMULA_NAME Echo-PT-d02r09-CTLFireability-04
FORMULA_NAME Echo-PT-d02r09-CTLFireability-05
FORMULA_NAME Echo-PT-d02r09-CTLFireability-06
FORMULA_NAME Echo-PT-d02r09-CTLFireability-07
FORMULA_NAME Echo-PT-d02r09-CTLFireability-08
FORMULA_NAME Echo-PT-d02r09-CTLFireability-09
FORMULA_NAME Echo-PT-d02r09-CTLFireability-10
FORMULA_NAME Echo-PT-d02r09-CTLFireability-11
FORMULA_NAME Echo-PT-d02r09-CTLFireability-12
FORMULA_NAME Echo-PT-d02r09-CTLFireability-13
FORMULA_NAME Echo-PT-d02r09-CTLFireability-14
FORMULA_NAME Echo-PT-d02r09-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678406860021

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r09
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Echo-PT-d02r09
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Echo-PT-d02r09-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d02r09-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678407451898

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 17 (type EXCL) for 6 Echo-PT-d02r09-CTLFireability-02
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/179 4/32 Echo-PT-d02r09-CTLFireability-02 646457 m, 129291 m/sec, 3446262 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/179 7/32 Echo-PT-d02r09-CTLFireability-02 1299551 m, 130618 m/sec, 7111893 t fired, .

Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/179 10/32 Echo-PT-d02r09-CTLFireability-02 1891260 m, 118341 m/sec, 10813025 t fired, .

Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/179 13/32 Echo-PT-d02r09-CTLFireability-02 2459721 m, 113692 m/sec, 14550716 t fired, .

Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/179 16/32 Echo-PT-d02r09-CTLFireability-02 3042555 m, 116566 m/sec, 18256581 t fired, .

Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/179 19/32 Echo-PT-d02r09-CTLFireability-02 3611407 m, 113770 m/sec, 21979698 t fired, .

Time elapsed: 31 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/179 22/32 Echo-PT-d02r09-CTLFireability-02 4184951 m, 114708 m/sec, 25641655 t fired, .

Time elapsed: 36 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/179 25/32 Echo-PT-d02r09-CTLFireability-02 4752775 m, 113564 m/sec, 29324947 t fired, .

Time elapsed: 41 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/179 28/32 Echo-PT-d02r09-CTLFireability-02 5321896 m, 113824 m/sec, 32998209 t fired, .

Time elapsed: 46 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 1 0 4 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/179 31/32 Echo-PT-d02r09-CTLFireability-02 5896310 m, 114882 m/sec, 36711391 t fired, .

Time elapsed: 51 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for Echo-PT-d02r09-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 42 Echo-PT-d02r09-CTLFireability-10
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for Echo-PT-d02r09-CTLFireability-10
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 Echo-PT-d02r09-CTLFireability-15
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for Echo-PT-d02r09-CTLFireability-15
lola: result : true
lola: markings : 121
lola: fired transitions : 121
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 Echo-PT-d02r09-CTLFireability-14
lola: time limit : 208 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/208 4/32 Echo-PT-d02r09-CTLFireability-14 693815 m, 138763 m/sec, 3706450 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/208 8/32 Echo-PT-d02r09-CTLFireability-14 1354592 m, 132155 m/sec, 7400932 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/208 11/32 Echo-PT-d02r09-CTLFireability-14 1942653 m, 117612 m/sec, 11146960 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 20/208 14/32 Echo-PT-d02r09-CTLFireability-14 2509773 m, 113424 m/sec, 14897375 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 25/208 17/32 Echo-PT-d02r09-CTLFireability-14 3097175 m, 117480 m/sec, 18610632 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 30/208 20/32 Echo-PT-d02r09-CTLFireability-14 3666241 m, 113813 m/sec, 22350582 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 35/208 23/32 Echo-PT-d02r09-CTLFireability-14 4250281 m, 116808 m/sec, 26066101 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 40/208 26/32 Echo-PT-d02r09-CTLFireability-14 4818742 m, 113692 m/sec, 29787240 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 45/208 29/32 Echo-PT-d02r09-CTLFireability-14 5396388 m, 115529 m/sec, 33475460 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 50/208 32/32 Echo-PT-d02r09-CTLFireability-14 5968558 m, 114434 m/sec, 37189672 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for Echo-PT-d02r09-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 52 Echo-PT-d02r09-CTLFireability-12
lola: time limit : 218 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/218 4/32 Echo-PT-d02r09-CTLFireability-12 698541 m, 139708 m/sec, 3745192 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/218 8/32 Echo-PT-d02r09-CTLFireability-12 1362087 m, 132709 m/sec, 7454625 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/218 11/32 Echo-PT-d02r09-CTLFireability-12 1942032 m, 115989 m/sec, 11155304 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/218 14/32 Echo-PT-d02r09-CTLFireability-12 2502990 m, 112191 m/sec, 14866366 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/218 17/32 Echo-PT-d02r09-CTLFireability-12 3082690 m, 115940 m/sec, 18534795 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/218 19/32 Echo-PT-d02r09-CTLFireability-12 3648496 m, 113161 m/sec, 22239782 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/218 23/32 Echo-PT-d02r09-CTLFireability-12 4228412 m, 115983 m/sec, 25936520 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/218 26/32 Echo-PT-d02r09-CTLFireability-12 4810108 m, 116339 m/sec, 29738040 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/218 29/32 Echo-PT-d02r09-CTLFireability-12 5398647 m, 117707 m/sec, 33503954 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 50/218 32/32 Echo-PT-d02r09-CTLFireability-12 5981352 m, 116541 m/sec, 37291485 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for Echo-PT-d02r09-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 1 0 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 42 Echo-PT-d02r09-CTLFireability-10
lola: time limit : 228 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/228 3/32 Echo-PT-d02r09-CTLFireability-10 437675 m, 87535 m/sec, 3612296 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/228 5/32 Echo-PT-d02r09-CTLFireability-10 852780 m, 83021 m/sec, 7138883 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/228 7/32 Echo-PT-d02r09-CTLFireability-10 1266086 m, 82661 m/sec, 10715056 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/228 9/32 Echo-PT-d02r09-CTLFireability-10 1670743 m, 80931 m/sec, 14392874 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/228 11/32 Echo-PT-d02r09-CTLFireability-10 2061059 m, 78063 m/sec, 18098726 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/228 13/32 Echo-PT-d02r09-CTLFireability-10 2443958 m, 76579 m/sec, 21771815 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/228 15/32 Echo-PT-d02r09-CTLFireability-10 2825903 m, 76389 m/sec, 25326740 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/228 17/32 Echo-PT-d02r09-CTLFireability-10 3201026 m, 75024 m/sec, 28888573 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/228 19/32 Echo-PT-d02r09-CTLFireability-10 3574491 m, 74693 m/sec, 32445190 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/228 21/32 Echo-PT-d02r09-CTLFireability-10 3950000 m, 75101 m/sec, 35965515 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/228 23/32 Echo-PT-d02r09-CTLFireability-10 4320859 m, 74171 m/sec, 39486898 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/228 25/32 Echo-PT-d02r09-CTLFireability-10 4693326 m, 74493 m/sec, 43012969 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/228 27/32 Echo-PT-d02r09-CTLFireability-10 5063823 m, 74099 m/sec, 46507126 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/228 29/32 Echo-PT-d02r09-CTLFireability-10 5434689 m, 74173 m/sec, 50028238 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 1 0 3 0 0 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 75/228 31/32 Echo-PT-d02r09-CTLFireability-10 5813915 m, 75845 m/sec, 53616648 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for Echo-PT-d02r09-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d02r09-CTLFireability-09
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Echo-PT-d02r09-CTLFireability-09
lola: result : true
lola: markings : 9
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Echo-PT-d02r09-CTLFireability-06
lola: time limit : 258 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/258 5/32 Echo-PT-d02r09-CTLFireability-06 794306 m, 158861 m/sec, 3752830 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/258 8/32 Echo-PT-d02r09-CTLFireability-06 1480648 m, 137268 m/sec, 7486629 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/258 12/32 Echo-PT-d02r09-CTLFireability-06 2134906 m, 130851 m/sec, 11253340 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/258 15/32 Echo-PT-d02r09-CTLFireability-06 2805627 m, 134144 m/sec, 15071550 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/258 19/32 Echo-PT-d02r09-CTLFireability-06 3456523 m, 130179 m/sec, 18821351 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/258 22/32 Echo-PT-d02r09-CTLFireability-06 4104809 m, 129657 m/sec, 22553293 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/258 25/32 Echo-PT-d02r09-CTLFireability-06 4759484 m, 130935 m/sec, 26311738 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/258 29/32 Echo-PT-d02r09-CTLFireability-06 5413824 m, 130868 m/sec, 30052801 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/258 32/32 Echo-PT-d02r09-CTLFireability-06 6062522 m, 129739 m/sec, 33785694 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for Echo-PT-d02r09-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 Echo-PT-d02r09-CTLFireability-05
lola: time limit : 275 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/275 4/32 Echo-PT-d02r09-CTLFireability-05 698531 m, 139706 m/sec, 3732765 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/275 8/32 Echo-PT-d02r09-CTLFireability-05 1358755 m, 132044 m/sec, 7424193 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/275 11/32 Echo-PT-d02r09-CTLFireability-05 1947363 m, 117721 m/sec, 11178663 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/275 14/32 Echo-PT-d02r09-CTLFireability-05 2513697 m, 113266 m/sec, 14922914 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/275 17/32 Echo-PT-d02r09-CTLFireability-05 3100200 m, 117300 m/sec, 18630633 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/275 20/32 Echo-PT-d02r09-CTLFireability-05 3666908 m, 113341 m/sec, 22355230 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/275 23/32 Echo-PT-d02r09-CTLFireability-05 4246309 m, 115880 m/sec, 26040544 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/275 26/32 Echo-PT-d02r09-CTLFireability-05 4814371 m, 113612 m/sec, 29756028 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/275 29/32 Echo-PT-d02r09-CTLFireability-05 5389090 m, 114943 m/sec, 33428058 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/275 32/32 Echo-PT-d02r09-CTLFireability-05 5960551 m, 114292 m/sec, 37134017 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Echo-PT-d02r09-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 Echo-PT-d02r09-CTLFireability-03
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/295 4/32 Echo-PT-d02r09-CTLFireability-03 644183 m, 128836 m/sec, 3434152 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/295 7/32 Echo-PT-d02r09-CTLFireability-03 1257096 m, 122582 m/sec, 6863735 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/295 10/32 Echo-PT-d02r09-CTLFireability-03 1809003 m, 110381 m/sec, 10278962 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/295 13/32 Echo-PT-d02r09-CTLFireability-03 2341391 m, 106477 m/sec, 13735513 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/295 16/32 Echo-PT-d02r09-CTLFireability-03 2871155 m, 105952 m/sec, 17143510 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/295 18/32 Echo-PT-d02r09-CTLFireability-03 3402606 m, 106290 m/sec, 20581530 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/295 21/32 Echo-PT-d02r09-CTLFireability-03 3928272 m, 105133 m/sec, 23979781 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/295 24/32 Echo-PT-d02r09-CTLFireability-03 4457247 m, 105795 m/sec, 27412473 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/295 26/32 Echo-PT-d02r09-CTLFireability-03 4973468 m, 103244 m/sec, 30814014 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/295 29/32 Echo-PT-d02r09-CTLFireability-03 5512859 m, 107878 m/sec, 34231879 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/295 32/32 Echo-PT-d02r09-CTLFireability-03 6041178 m, 105663 m/sec, 37687625 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Echo-PT-d02r09-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 3 0 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 6 Echo-PT-d02r09-CTLFireability-02
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/318 4/32 Echo-PT-d02r09-CTLFireability-02 709123 m, 141824 m/sec, 3793762 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/318 8/32 Echo-PT-d02r09-CTLFireability-02 1379418 m, 134059 m/sec, 7537490 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/318 11/32 Echo-PT-d02r09-CTLFireability-02 1975749 m, 119266 m/sec, 11361294 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/318 14/32 Echo-PT-d02r09-CTLFireability-02 2548082 m, 114466 m/sec, 15140227 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/318 17/32 Echo-PT-d02r09-CTLFireability-02 3146289 m, 119641 m/sec, 18929650 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/318 20/32 Echo-PT-d02r09-CTLFireability-02 3715195 m, 113781 m/sec, 22694404 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/318 23/32 Echo-PT-d02r09-CTLFireability-02 4309946 m, 118950 m/sec, 26453557 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/318 26/32 Echo-PT-d02r09-CTLFireability-02 4878235 m, 113657 m/sec, 30189411 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/318 29/32 Echo-PT-d02r09-CTLFireability-02 5466820 m, 117717 m/sec, 33933192 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 1 0 4 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/318 32/32 Echo-PT-d02r09-CTLFireability-02 6043040 m, 115244 m/sec, 37699015 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Echo-PT-d02r09-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-02: DISJ 0 2 0 0 4 0 2 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 6 Echo-PT-d02r09-CTLFireability-02
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Echo-PT-d02r09-CTLFireability-02
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r09-CTLFireability-00
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Echo-PT-d02r09-CTLFireability-00
lola: result : false
lola: markings : 45
lola: fired transitions : 145
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 24 Echo-PT-d02r09-CTLFireability-04
lola: time limit : 522 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for Echo-PT-d02r09-CTLFireability-04
lola: result : false
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r09-CTLFireability-01
lola: time limit : 626 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/626 3/32 Echo-PT-d02r09-CTLFireability-01 535866 m, 107173 m/sec, 3916516 t fired, .

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/626 6/32 Echo-PT-d02r09-CTLFireability-01 1060136 m, 104854 m/sec, 7829282 t fired, .

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/626 9/32 Echo-PT-d02r09-CTLFireability-01 1552444 m, 98461 m/sec, 11717505 t fired, .

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/626 11/32 Echo-PT-d02r09-CTLFireability-01 2016692 m, 92849 m/sec, 15661336 t fired, .

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/626 13/32 Echo-PT-d02r09-CTLFireability-01 2469903 m, 90642 m/sec, 19561370 t fired, .

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/626 16/32 Echo-PT-d02r09-CTLFireability-01 2936690 m, 93357 m/sec, 23442487 t fired, .

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/626 18/32 Echo-PT-d02r09-CTLFireability-01 3398424 m, 92346 m/sec, 27350869 t fired, .

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/626 21/32 Echo-PT-d02r09-CTLFireability-01 3853421 m, 90999 m/sec, 31196086 t fired, .

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/626 23/32 Echo-PT-d02r09-CTLFireability-01 4314215 m, 92158 m/sec, 35109517 t fired, .

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/626 25/32 Echo-PT-d02r09-CTLFireability-01 4775059 m, 92168 m/sec, 39030696 t fired, .

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/626 28/32 Echo-PT-d02r09-CTLFireability-01 5232204 m, 91429 m/sec, 42880425 t fired, .

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/626 30/32 Echo-PT-d02r09-CTLFireability-01 5691805 m, 91920 m/sec, 46777773 t fired, .

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Echo-PT-d02r09-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 Echo-PT-d02r09-CTLFireability-11
lola: time limit : 767 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Echo-PT-d02r09-CTLFireability-11
lola: result : false
lola: markings : 163
lola: fired transitions : 164
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 Echo-PT-d02r09-CTLFireability-13
lola: time limit : 1023 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for Echo-PT-d02r09-CTLFireability-13
lola: result : true
lola: markings : 162
lola: fired transitions : 324
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d02r09-CTLFireability-08
lola: time limit : 1534 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Echo-PT-d02r09-CTLFireability-08
lola: result : false
lola: markings : 164
lola: fired transitions : 823
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Echo-PT-d02r09-CTLFireability-07
lola: time limit : 3069 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/3069 4/32 Echo-PT-d02r09-CTLFireability-07 604153 m, 120830 m/sec, 3904446 t fired, .

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/3069 6/32 Echo-PT-d02r09-CTLFireability-07 1149437 m, 109056 m/sec, 7870088 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/3069 9/32 Echo-PT-d02r09-CTLFireability-07 1686638 m, 107440 m/sec, 11786466 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/3069 12/32 Echo-PT-d02r09-CTLFireability-07 2214736 m, 105619 m/sec, 15635780 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/3069 15/32 Echo-PT-d02r09-CTLFireability-07 2746781 m, 106409 m/sec, 19519111 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/3069 18/32 Echo-PT-d02r09-CTLFireability-07 3282136 m, 107071 m/sec, 23427383 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/3069 20/32 Echo-PT-d02r09-CTLFireability-07 3815953 m, 106763 m/sec, 27329497 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/3069 23/32 Echo-PT-d02r09-CTLFireability-07 4353656 m, 107540 m/sec, 31254562 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/3069 26/32 Echo-PT-d02r09-CTLFireability-07 4890368 m, 107342 m/sec, 35172618 t fired, .

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/3069 29/32 Echo-PT-d02r09-CTLFireability-07 5429520 m, 107830 m/sec, 39109620 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/3069 32/32 Echo-PT-d02r09-CTLFireability-07 5976282 m, 109352 m/sec, 43023421 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Echo-PT-d02r09-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-10: DISJ 0 0 0 0 3 0 1 0
Echo-PT-d02r09-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-CTLFireability-00: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-01: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-02: DISJ true state space /EXEF
Echo-PT-d02r09-CTLFireability-03: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-04: EFAG true tscc_search
Echo-PT-d02r09-CTLFireability-05: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-06: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-07: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-09: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-10: DISJ unknown DISJ
Echo-PT-d02r09-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r09-CTLFireability-12: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-13: CTL true CTL model checker
Echo-PT-d02r09-CTLFireability-14: CTL unknown AGGR
Echo-PT-d02r09-CTLFireability-15: CTL true CTL model checker


Time elapsed: 591 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r09"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Echo-PT-d02r09, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851100050"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r09.tgz
mv Echo-PT-d02r09 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;