Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r138-smll-167819421100546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marciexred
Input is DoubleLock-PT-p3s1, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r138-smll-167819421100546
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 404K
-rw-r--r-- 1 mcc users 6.7K Feb 25 14:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 25 14:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 14:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 28K Feb 25 14:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 25 14:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 14:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 25 14:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 39K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-00
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-01
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-02
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-03
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-04
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-05
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-06
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-07
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-08
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-09
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-10
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-11
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-12
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-13
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-14
FORMULA_NAME DoubleLock-PT-p3s1-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678960176903

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marciexred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p3s1
Applying reductions before tool marcie
Invoking reducer
Running Version 202303021504
[2023-03-16 09:49:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 09:49:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 09:49:40] [INFO ] Load time of PNML (sax parser for PT used): 99 ms
[2023-03-16 09:49:40] [INFO ] Transformed 46 places.
[2023-03-16 09:49:40] [INFO ] Transformed 80 transitions.
[2023-03-16 09:49:40] [INFO ] Parsed PT model containing 46 places and 80 transitions and 324 arcs in 348 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 4 transitions.
FORMULA DoubleLock-PT-p3s1-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 29 out of 40 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40/40 places, 76/76 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 37 transition count 76
Applied a total of 3 rules in 24 ms. Remains 37 /40 variables (removed 3) and now considering 76/76 (removed 0) transitions.
[2023-03-16 09:49:40] [INFO ] Flow matrix only has 61 transitions (discarded 15 similar events)
// Phase 1: matrix 61 rows 37 cols
[2023-03-16 09:49:40] [INFO ] Computed 2 place invariants in 7 ms
[2023-03-16 09:49:40] [INFO ] Implicit Places using invariants in 288 ms returned []
[2023-03-16 09:49:40] [INFO ] Flow matrix only has 61 transitions (discarded 15 similar events)
[2023-03-16 09:49:40] [INFO ] Invariant cache hit.
[2023-03-16 09:49:40] [INFO ] State equation strengthened by 12 read => feed constraints.
[2023-03-16 09:49:40] [INFO ] Implicit Places using invariants and state equation in 128 ms returned []
Implicit Place search using SMT with State Equation took 477 ms to find 0 implicit places.
[2023-03-16 09:49:40] [INFO ] Flow matrix only has 61 transitions (discarded 15 similar events)
[2023-03-16 09:49:40] [INFO ] Invariant cache hit.
[2023-03-16 09:49:40] [INFO ] Dead Transitions using invariants and state equation in 149 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 37/40 places, 76/76 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 653 ms. Remains : 37/40 places, 76/76 transitions.
Support contains 29 out of 37 places after structural reductions.
[2023-03-16 09:49:41] [INFO ] Flatten gal took : 36 ms
[2023-03-16 09:49:41] [INFO ] Flatten gal took : 21 ms
[2023-03-16 09:49:41] [INFO ] Input system was already deterministic with 76 transitions.
Incomplete random walk after 10000 steps, including 58 resets, run finished after 489 ms. (steps per millisecond=20 ) properties (out of 40) seen :38
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-16 09:49:41] [INFO ] Flow matrix only has 61 transitions (discarded 15 similar events)
[2023-03-16 09:49:41] [INFO ] Invariant cache hit.
[2023-03-16 09:49:42] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-16 09:49:42] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-16 09:49:42] [INFO ] After 108ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 2 ms.
Successfully simplified 2 atomic propositions for a total of 15 simplifications.
[2023-03-16 09:49:42] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 13 ms
FORMULA DoubleLock-PT-p3s1-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p3s1-CTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 11 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Computed a total of 3 stabilizing places and 8 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 13 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 14 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 6 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 12 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 5 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 5 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Finished random walk after 145 steps, including 1 resets, run visited all 1 properties in 2 ms. (steps per millisecond=72 )
FORMULA DoubleLock-PT-p3s1-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 5 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 9 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 4 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 1 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 1 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 7 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 5 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 2 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 5 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 37/37 places, 76/76 transitions.
Applied a total of 0 rules in 5 ms. Remains 37 /37 variables (removed 0) and now considering 76/76 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 37/37 places, 76/76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 5 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Input system was already deterministic with 76 transitions.
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Flatten gal took : 6 ms
[2023-03-16 09:49:42] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-16 09:49:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 37 places, 76 transitions and 304 arcs took 1 ms.
Total runtime 2954 ms.
There are residual formulas that ITS could not solve within timeout
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../reducer/bin//../../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Net: Petri
(NrP: 37 NrTr: 76 NrArc: 304)

parse formulas
formulas created successfully
place and transition orderings generation:0m 0.001sec

net check time: 0m 0.000sec

init dd package: 0m 3.406sec


before gc: list nodes free: 1425208

after gc: idd nodes used:412, unused:63999588; list nodes free:442495659

before gc: list nodes free: 1417129

after gc: idd nodes used:412, unused:63999588; list nodes free:442495722

before gc: list nodes free: 2040207

after gc: idd nodes used:538, unused:63999462; list nodes free:442494723

before gc: list nodes free: 2040073

after gc: idd nodes used:412, unused:63999588; list nodes free:442495727

before gc: list nodes free: 2040181

after gc: idd nodes used:432, unused:63999568; list nodes free:442495440

before gc: list nodes free: 2040047

after gc: idd nodes used:502, unused:63999498; list nodes free:442495002

before gc: list nodes free: 2040091

after gc: idd nodes used:412, unused:63999588; list nodes free:442495727

before gc: list nodes free: 2040181

after gc: idd nodes used:432, unused:63999568; list nodes free:442495440

before gc: list nodes free: 2040047

after gc: idd nodes used:502, unused:63999498; list nodes free:442495002

before gc: list nodes free: 2040091

after gc: idd nodes used:412, unused:63999588; list nodes free:442495727

before gc: list nodes free: 2040181

after gc: idd nodes used:432, unused:63999568; list nodes free:442495440

before gc: list nodes free: 2040047

after gc: idd nodes used:502, unused:63999498; list nodes free:442495002

before gc: list nodes free: 2040091

after gc: idd nodes used:412, unused:63999588; list nodes free:442495727

before gc: list nodes free: 2040181

after gc: idd nodes used:432, unused:63999568; list nodes free:442495440

before gc: list nodes free: 2040047

after gc: idd nodes used:502, unused:63999498; list nodes free:442495002

before gc: list nodes free: 2040091

after gc: idd nodes used:412, unused:63999588; list nodes free:442495727
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 3802292 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16101252 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 0.000sec

502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376 376 376 394 394 394 396 396 502 502 502 502 502 466 466 466 376 376 376 376 376 376

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p3s1"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marciexred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marciexred"
echo " Input is DoubleLock-PT-p3s1, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r138-smll-167819421100546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p3s1.tgz
mv DoubleLock-PT-p3s1 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;