About the Execution of LoLa+red for DoubleLock-PT-p3s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4930.483 | 3600000.00 | 11257754.00 | 6452.20 | ???F??T?F?T???FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414700562.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DoubleLock-PT-p3s3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414700562
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 6.9K Feb 25 14:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 14:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 14:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 14:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Feb 25 14:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 14:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 14:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Feb 25 14:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.4M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-00
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-01
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-02
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-03
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-04
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-05
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-06
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-07
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-08
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-09
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-10
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-11
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-12
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-13
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-14
FORMULA_NAME DoubleLock-PT-p3s3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678413310380
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p3s3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 01:55:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 01:55:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 01:55:14] [INFO ] Load time of PNML (sax parser for PT used): 408 ms
[2023-03-10 01:55:14] [INFO ] Transformed 306 places.
[2023-03-10 01:55:14] [INFO ] Transformed 3136 transitions.
[2023-03-10 01:55:14] [INFO ] Parsed PT model containing 306 places and 3136 transitions and 12672 arcs in 575 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Deduced a syphon composed of 68 places in 16 ms
Reduce places removed 68 places and 128 transitions.
Support contains 105 out of 238 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 238/238 places, 3008/3008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 235 transition count 3008
Applied a total of 3 rules in 63 ms. Remains 235 /238 variables (removed 3) and now considering 3008/3008 (removed 0) transitions.
[2023-03-10 01:55:14] [INFO ] Flow matrix only has 2121 transitions (discarded 887 similar events)
// Phase 1: matrix 2121 rows 235 cols
[2023-03-10 01:55:14] [INFO ] Computed 2 place invariants in 71 ms
[2023-03-10 01:55:15] [INFO ] Implicit Places using invariants in 622 ms returned []
[2023-03-10 01:55:15] [INFO ] Flow matrix only has 2121 transitions (discarded 887 similar events)
[2023-03-10 01:55:15] [INFO ] Invariant cache hit.
[2023-03-10 01:55:16] [INFO ] State equation strengthened by 143 read => feed constraints.
[2023-03-10 01:55:19] [INFO ] Implicit Places using invariants and state equation in 3613 ms returned []
Implicit Place search using SMT with State Equation took 4278 ms to find 0 implicit places.
[2023-03-10 01:55:19] [INFO ] Flow matrix only has 2121 transitions (discarded 887 similar events)
[2023-03-10 01:55:19] [INFO ] Invariant cache hit.
[2023-03-10 01:55:21] [INFO ] Dead Transitions using invariants and state equation in 2676 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 235/238 places, 3008/3008 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7033 ms. Remains : 235/238 places, 3008/3008 transitions.
Support contains 105 out of 235 places after structural reductions.
[2023-03-10 01:55:22] [INFO ] Flatten gal took : 440 ms
[2023-03-10 01:55:22] [INFO ] Flatten gal took : 279 ms
[2023-03-10 01:55:23] [INFO ] Input system was already deterministic with 3008 transitions.
Support contains 102 out of 235 places (down from 105) after GAL structural reductions.
Incomplete random walk after 10004 steps, including 95 resets, run finished after 662 ms. (steps per millisecond=15 ) properties (out of 80) seen :16
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 64) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 62) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 61) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 57) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 55) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 55) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 55) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 55) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 55) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 54) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 53) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 52) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 51) seen :0
Running SMT prover for 51 properties.
[2023-03-10 01:55:24] [INFO ] Flow matrix only has 2121 transitions (discarded 887 similar events)
[2023-03-10 01:55:24] [INFO ] Invariant cache hit.
[2023-03-10 01:55:25] [INFO ] [Real]Absence check using 1 positive place invariants in 2 ms returned sat
[2023-03-10 01:55:25] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-10 01:55:29] [INFO ] After 4247ms SMT Verify possible using state equation in real domain returned unsat :6 sat :1 real:44
[2023-03-10 01:55:29] [INFO ] State equation strengthened by 143 read => feed constraints.
[2023-03-10 01:55:31] [INFO ] After 1618ms SMT Verify possible using 143 Read/Feed constraints in real domain returned unsat :6 sat :0 real:45
[2023-03-10 01:55:31] [INFO ] After 6851ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0 real:45
[2023-03-10 01:55:32] [INFO ] [Nat]Absence check using 1 positive place invariants in 2 ms returned sat
[2023-03-10 01:55:32] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-10 01:55:49] [INFO ] After 16777ms SMT Verify possible using state equation in natural domain returned unsat :26 sat :25
[2023-03-10 01:55:56] [INFO ] After 7439ms SMT Verify possible using 143 Read/Feed constraints in natural domain returned unsat :26 sat :24
[2023-03-10 01:55:56] [INFO ] After 7441ms SMT Verify possible using trap constraints in natural domain returned unsat :26 sat :24
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-10 01:55:56] [INFO ] After 25025ms SMT Verify possible using all constraints in natural domain returned unsat :26 sat :24
Fused 51 Parikh solutions to 25 different solutions.
Parikh walk visited 0 properties in 778 ms.
Support contains 41 out of 235 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Drop transitions removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 0 with 21 rules applied. Total rules applied 21 place count 235 transition count 2987
Applied a total of 21 rules in 166 ms. Remains 235 /235 variables (removed 0) and now considering 2987/3008 (removed 21) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 168 ms. Remains : 235/235 places, 2987/3008 transitions.
Incomplete random walk after 10009 steps, including 94 resets, run finished after 171 ms. (steps per millisecond=58 ) properties (out of 25) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 24) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Interrupted probabilistic random walk after 90139 steps, run timeout after 3001 ms. (steps per millisecond=30 ) properties seen :{18=1}
Probabilistic random walk after 90139 steps, saw 68960 distinct states, run finished after 3002 ms. (steps per millisecond=30 ) properties seen :1
Running SMT prover for 22 properties.
[2023-03-10 01:56:00] [INFO ] Flow matrix only has 2100 transitions (discarded 887 similar events)
// Phase 1: matrix 2100 rows 235 cols
[2023-03-10 01:56:00] [INFO ] Computed 2 place invariants in 20 ms
[2023-03-10 01:56:01] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-10 01:56:01] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-10 01:56:07] [INFO ] After 6753ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-10 01:56:07] [INFO ] [Nat]Absence check using 1 positive place invariants in 2 ms returned sat
[2023-03-10 01:56:07] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-10 01:56:19] [INFO ] After 11225ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-10 01:56:19] [INFO ] State equation strengthened by 143 read => feed constraints.
[2023-03-10 01:56:32] [INFO ] After 13349ms SMT Verify possible using 143 Read/Feed constraints in natural domain returned unsat :0 sat :20
[2023-03-10 01:56:32] [INFO ] After 13353ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :20
Attempting to minimize the solution found.
Minimization took 1 ms.
[2023-03-10 01:56:32] [INFO ] After 25019ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :20
Parikh walk visited 0 properties in 561 ms.
Support contains 36 out of 235 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 235/235 places, 2987/2987 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 235 transition count 2986
Applied a total of 1 rules in 149 ms. Remains 235 /235 variables (removed 0) and now considering 2986/2987 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 150 ms. Remains : 235/235 places, 2986/2987 transitions.
Incomplete random walk after 10003 steps, including 91 resets, run finished after 362 ms. (steps per millisecond=27 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Interrupted probabilistic random walk after 71712 steps, run timeout after 3001 ms. (steps per millisecond=23 ) properties seen :{}
Probabilistic random walk after 71712 steps, saw 54748 distinct states, run finished after 3003 ms. (steps per millisecond=23 ) properties seen :0
Running SMT prover for 22 properties.
[2023-03-10 01:56:37] [INFO ] Flow matrix only has 2099 transitions (discarded 887 similar events)
// Phase 1: matrix 2099 rows 235 cols
[2023-03-10 01:56:37] [INFO ] Computed 2 place invariants in 17 ms
[2023-03-10 01:56:37] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-10 01:56:37] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-10 01:56:45] [INFO ] After 8371ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-10 01:56:45] [INFO ] [Nat]Absence check using 1 positive place invariants in 2 ms returned sat
[2023-03-10 01:56:45] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 11 ms returned sat
[2023-03-10 01:56:56] [INFO ] After 10763ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-10 01:56:56] [INFO ] State equation strengthened by 143 read => feed constraints.
[2023-03-10 01:57:10] [INFO ] After 13806ms SMT Verify possible using 143 Read/Feed constraints in natural domain returned unsat :0 sat :21
[2023-03-10 01:57:10] [INFO ] After 13808ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :21
Attempting to minimize the solution found.
Minimization took 1 ms.
[2023-03-10 01:57:10] [INFO ] After 25016ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :21
Parikh walk visited 0 properties in 520 ms.
Support contains 36 out of 235 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 235/235 places, 2986/2986 transitions.
Applied a total of 0 rules in 67 ms. Remains 235 /235 variables (removed 0) and now considering 2986/2986 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 81 ms. Remains : 235/235 places, 2986/2986 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 235/235 places, 2986/2986 transitions.
Applied a total of 0 rules in 62 ms. Remains 235 /235 variables (removed 0) and now considering 2986/2986 (removed 0) transitions.
[2023-03-10 01:57:11] [INFO ] Flow matrix only has 2099 transitions (discarded 887 similar events)
[2023-03-10 01:57:11] [INFO ] Invariant cache hit.
[2023-03-10 01:57:11] [INFO ] Implicit Places using invariants in 417 ms returned []
[2023-03-10 01:57:11] [INFO ] Flow matrix only has 2099 transitions (discarded 887 similar events)
[2023-03-10 01:57:11] [INFO ] Invariant cache hit.
[2023-03-10 01:57:12] [INFO ] State equation strengthened by 143 read => feed constraints.
[2023-03-10 01:57:16] [INFO ] Implicit Places using invariants and state equation in 4348 ms returned []
Implicit Place search using SMT with State Equation took 4771 ms to find 0 implicit places.
[2023-03-10 01:57:16] [INFO ] Redundant transitions in 385 ms returned []
[2023-03-10 01:57:16] [INFO ] Flow matrix only has 2099 transitions (discarded 887 similar events)
[2023-03-10 01:57:16] [INFO ] Invariant cache hit.
[2023-03-10 01:57:18] [INFO ] Dead Transitions using invariants and state equation in 2302 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7533 ms. Remains : 235/235 places, 2986/2986 transitions.
Successfully simplified 26 atomic propositions for a total of 16 simplifications.
FORMULA DoubleLock-PT-p3s3-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 01:57:18] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-10 01:57:18] [INFO ] Flatten gal took : 127 ms
FORMULA DoubleLock-PT-p3s3-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p3s3-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 01:57:19] [INFO ] Flatten gal took : 124 ms
[2023-03-10 01:57:19] [INFO ] Input system was already deterministic with 3008 transitions.
Support contains 58 out of 235 places (down from 64) after GAL structural reductions.
Computed a total of 9 stabilizing places and 960 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 112 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 115 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:19] [INFO ] Flatten gal took : 94 ms
[2023-03-10 01:57:19] [INFO ] Flatten gal took : 121 ms
[2023-03-10 01:57:19] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 72 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 73 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:20] [INFO ] Flatten gal took : 82 ms
[2023-03-10 01:57:20] [INFO ] Flatten gal took : 97 ms
[2023-03-10 01:57:20] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 13 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:20] [INFO ] Flatten gal took : 68 ms
[2023-03-10 01:57:20] [INFO ] Flatten gal took : 89 ms
[2023-03-10 01:57:20] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 57 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 60 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 71 ms
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 82 ms
[2023-03-10 01:57:21] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 10 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 70 ms
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 79 ms
[2023-03-10 01:57:21] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 61 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 64 ms
[2023-03-10 01:57:21] [INFO ] Flatten gal took : 79 ms
[2023-03-10 01:57:22] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 10 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 62 ms
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 75 ms
[2023-03-10 01:57:22] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 63 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 64 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 62 ms
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 75 ms
[2023-03-10 01:57:22] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 8 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 63 ms
[2023-03-10 01:57:22] [INFO ] Flatten gal took : 74 ms
[2023-03-10 01:57:23] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 8 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 60 ms
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 71 ms
[2023-03-10 01:57:23] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 7 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 61 ms
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 71 ms
[2023-03-10 01:57:23] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 52 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 62 ms
[2023-03-10 01:57:23] [INFO ] Flatten gal took : 69 ms
[2023-03-10 01:57:23] [INFO ] Input system was already deterministic with 3008 transitions.
Starting structural reductions in LTL mode, iteration 0 : 235/235 places, 3008/3008 transitions.
Applied a total of 0 rules in 7 ms. Remains 235 /235 variables (removed 0) and now considering 3008/3008 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 235/235 places, 3008/3008 transitions.
[2023-03-10 01:57:24] [INFO ] Flatten gal took : 59 ms
[2023-03-10 01:57:24] [INFO ] Flatten gal took : 70 ms
[2023-03-10 01:57:24] [INFO ] Input system was already deterministic with 3008 transitions.
[2023-03-10 01:57:24] [INFO ] Flatten gal took : 68 ms
[2023-03-10 01:57:24] [INFO ] Flatten gal took : 71 ms
[2023-03-10 01:57:24] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-10 01:57:24] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 235 places, 3008 transitions and 12032 arcs took 21 ms.
Total runtime 130535 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DoubleLock-PT-p3s3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA DoubleLock-PT-p3s3-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p3s3-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 11213924 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16095788 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 47 (type FNDP) for 21 DoubleLock-PT-p3s3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 48 (type EQUN) for 21 DoubleLock-PT-p3s3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type SRCH) for 21 DoubleLock-PT-p3s3-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: try reading problem file /home/mcc/execution/374/CTLFireability-48.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 3/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 1765 m, 353 m/sec, 1764 t fired, .
47 EF FNDP 2/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4850 t fired, 45 attempts, .
48 EF STEQ 2/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 2/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 6058 m, 1211 m/sec, 6320 t fired, .
Time elapsed: 6 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 8/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 7467 m, 1140 m/sec, 7466 t fired, .
47 EF FNDP 7/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 24715 t fired, 241 attempts, .
48 EF STEQ 7/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 7/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 30352 m, 4858 m/sec, 31670 t fired, .
Time elapsed: 11 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 13/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 13190 m, 1144 m/sec, 13189 t fired, .
47 EF FNDP 12/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 44708 t fired, 456 attempts, .
48 EF STEQ 12/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 12/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 54754 m, 4880 m/sec, 57132 t fired, .
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 18/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 18914 m, 1144 m/sec, 18913 t fired, .
47 EF FNDP 17/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 64539 t fired, 687 attempts, .
48 EF STEQ 17/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 17/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 78871 m, 4823 m/sec, 82299 t fired, .
Time elapsed: 21 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 23/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 24616 m, 1140 m/sec, 24615 t fired, .
47 EF FNDP 22/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 84328 t fired, 912 attempts, .
48 EF STEQ 22/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 22/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 102199 m, 4665 m/sec, 106641 t fired, .
Time elapsed: 26 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 28/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 30315 m, 1139 m/sec, 30314 t fired, .
47 EF FNDP 27/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 104082 t fired, 1143 attempts, .
48 EF STEQ 27/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 27/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 125536 m, 4667 m/sec, 130992 t fired, .
Time elapsed: 31 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 33/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 36024 m, 1141 m/sec, 36023 t fired, .
47 EF FNDP 32/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 124014 t fired, 1365 attempts, .
48 EF STEQ 32/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 32/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 148842 m, 4661 m/sec, 155312 t fired, .
Time elapsed: 36 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 38/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 41736 m, 1142 m/sec, 41735 t fired, .
47 EF FNDP 37/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 143879 t fired, 1596 attempts, .
48 EF STEQ 37/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 37/3596 1/5 DoubleLock-PT-p3s3-CTLFireability-07 172205 m, 4672 m/sec, 179690 t fired, .
Time elapsed: 41 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 43/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 47449 m, 1142 m/sec, 47448 t fired, .
47 EF FNDP 42/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 163748 t fired, 1832 attempts, .
48 EF STEQ 42/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 42/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 195443 m, 4647 m/sec, 203938 t fired, .
Time elapsed: 46 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 48/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 53156 m, 1141 m/sec, 53155 t fired, .
47 EF FNDP 47/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 183506 t fired, 2066 attempts, .
48 EF STEQ 47/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 47/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 218690 m, 4649 m/sec, 228196 t fired, .
Time elapsed: 51 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 53/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 58867 m, 1142 m/sec, 58866 t fired, .
47 EF FNDP 52/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 203358 t fired, 2297 attempts, .
48 EF STEQ 52/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 52/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 241923 m, 4646 m/sec, 252440 t fired, .
Time elapsed: 56 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 58/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 64566 m, 1139 m/sec, 64565 t fired, .
47 EF FNDP 57/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 223199 t fired, 2527 attempts, .
48 EF STEQ 57/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 57/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 265109 m, 4637 m/sec, 276634 t fired, .
Time elapsed: 61 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 63/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 70276 m, 1142 m/sec, 70275 t fired, .
47 EF FNDP 62/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 242981 t fired, 2761 attempts, .
48 EF STEQ 62/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 62/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 288376 m, 4653 m/sec, 300912 t fired, .
Time elapsed: 66 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 68/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 75988 m, 1142 m/sec, 75987 t fired, .
47 EF FNDP 67/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 262789 t fired, 2989 attempts, .
48 EF STEQ 67/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 67/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 311722 m, 4669 m/sec, 325273 t fired, .
Time elapsed: 71 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 73/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 81701 m, 1142 m/sec, 81700 t fired, .
47 EF FNDP 72/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 282636 t fired, 3225 attempts, .
48 EF STEQ 72/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 72/3596 2/5 DoubleLock-PT-p3s3-CTLFireability-07 335040 m, 4663 m/sec, 349605 t fired, .
Time elapsed: 76 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 78/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 87419 m, 1143 m/sec, 87418 t fired, .
47 EF FNDP 77/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 302420 t fired, 3461 attempts, .
48 EF STEQ 77/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 77/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 358358 m, 4663 m/sec, 373936 t fired, .
Time elapsed: 81 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 83/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 93140 m, 1144 m/sec, 93139 t fired, .
47 EF FNDP 82/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 322227 t fired, 3697 attempts, .
48 EF STEQ 82/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 82/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 381698 m, 4668 m/sec, 398292 t fired, .
Time elapsed: 86 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 88/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 98855 m, 1143 m/sec, 98854 t fired, .
47 EF FNDP 87/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 342044 t fired, 3929 attempts, .
48 EF STEQ 87/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 87/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 405010 m, 4662 m/sec, 422617 t fired, .
Time elapsed: 91 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 93/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 104564 m, 1141 m/sec, 104563 t fired, .
47 EF FNDP 92/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 361901 t fired, 4164 attempts, .
48 EF STEQ 92/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 92/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 428313 m, 4660 m/sec, 446933 t fired, .
Time elapsed: 96 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 98/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 110280 m, 1143 m/sec, 110279 t fired, .
47 EF FNDP 97/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 381771 t fired, 4403 attempts, .
48 EF STEQ 97/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 97/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 451640 m, 4665 m/sec, 471274 t fired, .
Time elapsed: 101 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 103/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 115995 m, 1143 m/sec, 115994 t fired, .
47 EF FNDP 102/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 401638 t fired, 4639 attempts, .
48 EF STEQ 102/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 102/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 475003 m, 4672 m/sec, 495654 t fired, .
Time elapsed: 106 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 108/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 121713 m, 1143 m/sec, 121712 t fired, .
47 EF FNDP 107/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 421519 t fired, 4875 attempts, .
48 EF STEQ 107/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 107/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 498351 m, 4669 m/sec, 520016 t fired, .
Time elapsed: 111 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 113/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 127425 m, 1142 m/sec, 127424 t fired, .
47 EF FNDP 112/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 441367 t fired, 5108 attempts, .
48 EF STEQ 112/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 112/3596 3/5 DoubleLock-PT-p3s3-CTLFireability-07 521599 m, 4649 m/sec, 544275 t fired, .
Time elapsed: 116 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 118/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 133140 m, 1143 m/sec, 133139 t fired, .
47 EF FNDP 117/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 461153 t fired, 5347 attempts, .
48 EF STEQ 117/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 117/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 544943 m, 4668 m/sec, 568634 t fired, .
Time elapsed: 121 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 123/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 138688 m, 1109 m/sec, 138687 t fired, .
47 EF FNDP 122/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 478218 t fired, 5549 attempts, .
48 EF STEQ 122/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 122/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 567337 m, 4478 m/sec, 592002 t fired, .
Time elapsed: 126 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 128/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 144485 m, 1159 m/sec, 144484 t fired, .
47 EF FNDP 127/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 497772 t fired, 5778 attempts, .
48 EF STEQ 127/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 127/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 590569 m, 4646 m/sec, 616244 t fired, .
Time elapsed: 131 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 133/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 150147 m, 1132 m/sec, 150146 t fired, .
47 EF FNDP 132/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 517141 t fired, 6012 attempts, .
48 EF STEQ 132/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 132/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 613721 m, 4630 m/sec, 640402 t fired, .
Time elapsed: 136 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 138/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 155801 m, 1130 m/sec, 155800 t fired, .
47 EF FNDP 137/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 536976 t fired, 6248 attempts, .
48 EF STEQ 137/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 137/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 636804 m, 4616 m/sec, 664490 t fired, .
Time elapsed: 141 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 143/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 161486 m, 1137 m/sec, 161485 t fired, .
47 EF FNDP 142/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 556776 t fired, 6487 attempts, .
48 EF STEQ 142/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 142/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 660050 m, 4649 m/sec, 688746 t fired, .
Time elapsed: 146 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 148/256 1/32 DoubleLock-PT-p3s3-CTLFireability-02 167179 m, 1138 m/sec, 167178 t fired, .
47 EF FNDP 147/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 576531 t fired, 6721 attempts, .
48 EF STEQ 147/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 147/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 683273 m, 4644 m/sec, 712978 t fired, .
Time elapsed: 151 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 153/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 172863 m, 1136 m/sec, 172862 t fired, .
47 EF FNDP 152/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 596220 t fired, 6956 attempts, .
48 EF STEQ 152/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 152/3596 4/5 DoubleLock-PT-p3s3-CTLFireability-07 706451 m, 4635 m/sec, 737164 t fired, .
Time elapsed: 156 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 158/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 178537 m, 1134 m/sec, 178536 t fired, .
47 EF FNDP 157/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 615953 t fired, 7186 attempts, .
48 EF STEQ 157/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 157/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 729661 m, 4642 m/sec, 761384 t fired, .
Time elapsed: 161 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 163/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 184212 m, 1135 m/sec, 184211 t fired, .
47 EF FNDP 162/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 635371 t fired, 7412 attempts, .
48 EF STEQ 162/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 162/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 752921 m, 4652 m/sec, 785655 t fired, .
Time elapsed: 166 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 168/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 189902 m, 1138 m/sec, 189901 t fired, .
47 EF FNDP 167/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 655071 t fired, 7641 attempts, .
48 EF STEQ 167/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 167/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 776061 m, 4628 m/sec, 809801 t fired, .
Time elapsed: 171 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 173/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 195587 m, 1137 m/sec, 195586 t fired, .
47 EF FNDP 172/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 674876 t fired, 7879 attempts, .
48 EF STEQ 172/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 172/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 799298 m, 4647 m/sec, 834049 t fired, .
Time elapsed: 176 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 178/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 201281 m, 1138 m/sec, 201280 t fired, .
47 EF FNDP 177/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 694666 t fired, 8113 attempts, .
48 EF STEQ 177/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 177/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 822512 m, 4642 m/sec, 858271 t fired, .
Time elapsed: 181 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 183/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 206927 m, 1129 m/sec, 206926 t fired, .
47 EF FNDP 182/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 714147 t fired, 8343 attempts, .
48 EF STEQ 182/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 182/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 845761 m, 4649 m/sec, 882531 t fired, .
Time elapsed: 186 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 3 0 2 0 0 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 188/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 212605 m, 1135 m/sec, 212604 t fired, .
47 EF FNDP 187/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 733959 t fired, 8577 attempts, .
48 EF STEQ 187/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
50 EF SRCH 187/3596 5/5 DoubleLock-PT-p3s3-CTLFireability-07 868982 m, 4644 m/sec, 906762 t fired, .
Time elapsed: 191 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
lola: CANCELED task # 50 (type SRCH) for DoubleLock-PT-p3s3-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 193/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 218340 m, 1147 m/sec, 218339 t fired, .
47 EF FNDP 192/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 753629 t fired, 8811 attempts, .
48 EF STEQ 192/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 196 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 198/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 224033 m, 1138 m/sec, 224032 t fired, .
47 EF FNDP 197/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 772380 t fired, 9033 attempts, .
48 EF STEQ 197/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 201 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 203/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 229733 m, 1140 m/sec, 229732 t fired, .
47 EF FNDP 202/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 791172 t fired, 9261 attempts, .
48 EF STEQ 202/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 206 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 208/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 235764 m, 1206 m/sec, 235763 t fired, .
47 EF FNDP 207/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 810822 t fired, 9496 attempts, .
48 EF STEQ 207/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 211 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 213/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 241824 m, 1212 m/sec, 241823 t fired, .
47 EF FNDP 212/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 830622 t fired, 9733 attempts, .
48 EF STEQ 212/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 216 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 218/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 247874 m, 1210 m/sec, 247873 t fired, .
47 EF FNDP 217/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 850448 t fired, 9968 attempts, .
48 EF STEQ 217/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 221 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 223/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 253928 m, 1210 m/sec, 253927 t fired, .
47 EF FNDP 222/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 870290 t fired, 10202 attempts, .
48 EF STEQ 222/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 226 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 228/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 259964 m, 1207 m/sec, 259963 t fired, .
47 EF FNDP 227/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 890218 t fired, 10437 attempts, .
48 EF STEQ 227/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 231 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 233/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 266002 m, 1207 m/sec, 266001 t fired, .
47 EF FNDP 232/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 910115 t fired, 10674 attempts, .
48 EF STEQ 232/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 236 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 238/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 272028 m, 1205 m/sec, 272027 t fired, .
47 EF FNDP 237/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 930018 t fired, 10914 attempts, .
48 EF STEQ 237/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 241 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 243/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 278054 m, 1205 m/sec, 278053 t fired, .
47 EF FNDP 242/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 949781 t fired, 11148 attempts, .
48 EF STEQ 242/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 246 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 248/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 284081 m, 1205 m/sec, 284080 t fired, .
47 EF FNDP 247/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 969755 t fired, 11383 attempts, .
48 EF STEQ 247/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 251 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 253/256 2/32 DoubleLock-PT-p3s3-CTLFireability-02 290118 m, 1207 m/sec, 290117 t fired, .
47 EF FNDP 252/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 989577 t fired, 11617 attempts, .
48 EF STEQ 252/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 256 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 EF FNDP 257/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1009463 t fired, 11854 attempts, .
48 EF STEQ 257/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 261 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 41 (type EXCL) for 40 DoubleLock-PT-p3s3-CTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 3339 sec
lola: memory limit: 5 pages
lola: FINISHED task # 41 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 5/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 6011 m, -56821 m/sec, 6010 t fired, .
47 EF FNDP 262/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1029357 t fired, 12096 attempts, .
48 EF STEQ 262/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 266 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 10/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 12023 m, 1202 m/sec, 12022 t fired, .
47 EF FNDP 267/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1049171 t fired, 12331 attempts, .
48 EF STEQ 267/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 271 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 15/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 18033 m, 1202 m/sec, 18032 t fired, .
47 EF FNDP 272/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1068992 t fired, 12567 attempts, .
48 EF STEQ 272/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 276 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 20/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 24038 m, 1201 m/sec, 24037 t fired, .
47 EF FNDP 277/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1088716 t fired, 12807 attempts, .
48 EF STEQ 277/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 281 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 25/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 30051 m, 1202 m/sec, 30050 t fired, .
47 EF FNDP 282/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1108572 t fired, 13041 attempts, .
48 EF STEQ 282/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 286 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 30/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 36058 m, 1201 m/sec, 36057 t fired, .
47 EF FNDP 287/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1128406 t fired, 13279 attempts, .
48 EF STEQ 287/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 291 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 35/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 42078 m, 1204 m/sec, 42077 t fired, .
47 EF FNDP 292/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1148227 t fired, 13515 attempts, .
48 EF STEQ 292/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 296 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 40/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 48086 m, 1201 m/sec, 48085 t fired, .
47 EF FNDP 297/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1168017 t fired, 13755 attempts, .
48 EF STEQ 297/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 301 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 45/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 54076 m, 1198 m/sec, 54075 t fired, .
47 EF FNDP 302/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1187881 t fired, 13991 attempts, .
48 EF STEQ 302/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 306 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 50/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 60065 m, 1197 m/sec, 60064 t fired, .
47 EF FNDP 307/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1207722 t fired, 14226 attempts, .
48 EF STEQ 307/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 311 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 55/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 66053 m, 1197 m/sec, 66052 t fired, .
47 EF FNDP 312/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1227569 t fired, 14465 attempts, .
48 EF STEQ 312/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 316 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 60/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 72040 m, 1197 m/sec, 72039 t fired, .
47 EF FNDP 317/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1247473 t fired, 14701 attempts, .
48 EF STEQ 317/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 321 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 65/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 78016 m, 1195 m/sec, 78015 t fired, .
47 EF FNDP 322/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1267299 t fired, 14938 attempts, .
48 EF STEQ 322/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 326 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 70/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 83993 m, 1195 m/sec, 83992 t fired, .
47 EF FNDP 327/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1287174 t fired, 15181 attempts, .
48 EF STEQ 327/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 331 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 75/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 89967 m, 1194 m/sec, 89966 t fired, .
47 EF FNDP 332/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1306981 t fired, 15419 attempts, .
48 EF STEQ 332/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 336 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 80/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 95956 m, 1197 m/sec, 95955 t fired, .
47 EF FNDP 337/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1326788 t fired, 15654 attempts, .
48 EF STEQ 337/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 341 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 85/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 101946 m, 1198 m/sec, 101945 t fired, .
47 EF FNDP 342/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1346675 t fired, 15895 attempts, .
48 EF STEQ 342/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 346 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 90/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 107930 m, 1196 m/sec, 107929 t fired, .
47 EF FNDP 347/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1366558 t fired, 16127 attempts, .
48 EF STEQ 347/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 351 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 95/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 113912 m, 1196 m/sec, 113911 t fired, .
47 EF FNDP 352/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1386425 t fired, 16363 attempts, .
48 EF STEQ 352/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 356 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 100/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 119901 m, 1197 m/sec, 119900 t fired, .
47 EF FNDP 357/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1406291 t fired, 16603 attempts, .
48 EF STEQ 357/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 361 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 105/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 125892 m, 1198 m/sec, 125891 t fired, .
47 EF FNDP 362/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1425941 t fired, 16834 attempts, .
48 EF STEQ 362/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 366 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 110/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 131928 m, 1207 m/sec, 131927 t fired, .
47 EF FNDP 367/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1445656 t fired, 17072 attempts, .
48 EF STEQ 367/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 371 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 115/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 137959 m, 1206 m/sec, 137958 t fired, .
47 EF FNDP 372/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1465358 t fired, 17314 attempts, .
48 EF STEQ 372/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 376 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 120/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 143992 m, 1206 m/sec, 143991 t fired, .
47 EF FNDP 377/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1485114 t fired, 17546 attempts, .
48 EF STEQ 377/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 381 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 125/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 150021 m, 1205 m/sec, 150020 t fired, .
47 EF FNDP 382/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1504864 t fired, 17780 attempts, .
48 EF STEQ 382/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 386 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 130/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 156044 m, 1204 m/sec, 156043 t fired, .
47 EF FNDP 387/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1524544 t fired, 18016 attempts, .
48 EF STEQ 387/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 391 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 162077 m, 1206 m/sec, 162076 t fired, .
47 EF FNDP 392/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1544241 t fired, 18254 attempts, .
48 EF STEQ 392/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 396 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 168110 m, 1206 m/sec, 168109 t fired, .
47 EF FNDP 397/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1563942 t fired, 18490 attempts, .
48 EF STEQ 397/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 401 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 174145 m, 1207 m/sec, 174144 t fired, .
47 EF FNDP 402/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1583654 t fired, 18728 attempts, .
48 EF STEQ 402/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 406 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 150/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 180180 m, 1207 m/sec, 180179 t fired, .
47 EF FNDP 407/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1603308 t fired, 18965 attempts, .
48 EF STEQ 407/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 411 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 155/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 186218 m, 1207 m/sec, 186217 t fired, .
47 EF FNDP 412/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1623043 t fired, 19196 attempts, .
48 EF STEQ 412/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 416 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 160/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 192255 m, 1207 m/sec, 192254 t fired, .
47 EF FNDP 417/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1642734 t fired, 19435 attempts, .
48 EF STEQ 417/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 421 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 165/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 198291 m, 1207 m/sec, 198290 t fired, .
47 EF FNDP 422/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1662436 t fired, 19671 attempts, .
48 EF STEQ 422/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 426 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 170/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 204328 m, 1207 m/sec, 204327 t fired, .
47 EF FNDP 427/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1682160 t fired, 19904 attempts, .
48 EF STEQ 427/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 431 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 175/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 210367 m, 1207 m/sec, 210366 t fired, .
47 EF FNDP 432/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1701849 t fired, 20139 attempts, .
48 EF STEQ 432/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 436 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 180/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 216405 m, 1207 m/sec, 216404 t fired, .
47 EF FNDP 437/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1721567 t fired, 20376 attempts, .
48 EF STEQ 437/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 441 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 185/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 222442 m, 1207 m/sec, 222441 t fired, .
47 EF FNDP 442/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1741225 t fired, 20609 attempts, .
48 EF STEQ 442/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 446 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 190/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 228478 m, 1207 m/sec, 228477 t fired, .
47 EF FNDP 447/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1760925 t fired, 20847 attempts, .
48 EF STEQ 447/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 451 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 195/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 234520 m, 1208 m/sec, 234519 t fired, .
47 EF FNDP 452/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1780669 t fired, 21084 attempts, .
48 EF STEQ 452/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 456 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 200/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 240557 m, 1207 m/sec, 240556 t fired, .
47 EF FNDP 457/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1800463 t fired, 21323 attempts, .
48 EF STEQ 457/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 461 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 205/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 246591 m, 1206 m/sec, 246590 t fired, .
47 EF FNDP 462/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1820222 t fired, 21560 attempts, .
48 EF STEQ 462/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 466 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 210/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 252630 m, 1207 m/sec, 252629 t fired, .
47 EF FNDP 467/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1839891 t fired, 21799 attempts, .
48 EF STEQ 467/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 471 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 215/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 258666 m, 1207 m/sec, 258665 t fired, .
47 EF FNDP 472/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1859625 t fired, 22039 attempts, .
48 EF STEQ 472/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 476 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 220/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 264704 m, 1207 m/sec, 264703 t fired, .
47 EF FNDP 477/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1879408 t fired, 22275 attempts, .
48 EF STEQ 477/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 481 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 225/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 270736 m, 1206 m/sec, 270736 t fired, .
47 EF FNDP 482/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1899076 t fired, 22512 attempts, .
48 EF STEQ 482/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 486 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 230/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 276771 m, 1207 m/sec, 276770 t fired, .
47 EF FNDP 487/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1918796 t fired, 22750 attempts, .
48 EF STEQ 487/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 491 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 235/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 282808 m, 1207 m/sec, 282807 t fired, .
47 EF FNDP 492/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1938443 t fired, 22986 attempts, .
48 EF STEQ 492/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 496 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 240/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 288863 m, 1211 m/sec, 288862 t fired, .
47 EF FNDP 497/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1958171 t fired, 23226 attempts, .
48 EF STEQ 497/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 501 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 245/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 294916 m, 1210 m/sec, 294915 t fired, .
47 EF FNDP 502/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1977910 t fired, 23459 attempts, .
48 EF STEQ 502/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 506 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 250/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 300964 m, 1209 m/sec, 300963 t fired, .
47 EF FNDP 507/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 1997638 t fired, 23702 attempts, .
48 EF STEQ 507/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 511 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 255/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 307006 m, 1208 m/sec, 307005 t fired, .
47 EF FNDP 512/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2017413 t fired, 23942 attempts, .
48 EF STEQ 512/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 516 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 EF FNDP 517/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2037189 t fired, 24176 attempts, .
48 EF STEQ 517/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 521 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 35 (type EXCL) for 34 DoubleLock-PT-p3s3-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 3079 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/256 3/32 DoubleLock-PT-p3s3-CTLFireability-12 325426 m, 65085 m/sec, 781016 t fired, .
43 EXEG EXCL 5/3079 1/5 DoubleLock-PT-p3s3-CTLFireability-02 6014 m, -60198 m/sec, 6013 t fired, .
47 EF FNDP 522/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2056891 t fired, 24419 attempts, .
48 EF STEQ 522/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 526 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/256 5/32 DoubleLock-PT-p3s3-CTLFireability-12 650119 m, 64938 m/sec, 1560276 t fired, .
43 EXEG EXCL 10/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 12067 m, 1210 m/sec, 12066 t fired, .
47 EF FNDP 527/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2076403 t fired, 24653 attempts, .
48 EF STEQ 527/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 531 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/256 7/32 DoubleLock-PT-p3s3-CTLFireability-12 972495 m, 64475 m/sec, 2333981 t fired, .
43 EXEG EXCL 15/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 18129 m, 1212 m/sec, 18128 t fired, .
47 EF FNDP 532/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2096134 t fired, 24888 attempts, .
48 EF STEQ 532/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 536 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/256 9/32 DoubleLock-PT-p3s3-CTLFireability-12 1293997 m, 64300 m/sec, 3105585 t fired, .
43 EXEG EXCL 20/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 24191 m, 1212 m/sec, 24190 t fired, .
47 EF FNDP 537/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2115850 t fired, 25127 attempts, .
48 EF STEQ 537/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 541 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/256 11/32 DoubleLock-PT-p3s3-CTLFireability-12 1614000 m, 64000 m/sec, 3873593 t fired, .
43 EXEG EXCL 25/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 30249 m, 1211 m/sec, 30248 t fired, .
47 EF FNDP 542/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2135526 t fired, 25367 attempts, .
48 EF STEQ 542/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 546 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/256 13/32 DoubleLock-PT-p3s3-CTLFireability-12 1933935 m, 63987 m/sec, 4641437 t fired, .
43 EXEG EXCL 30/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 36317 m, 1213 m/sec, 36316 t fired, .
47 EF FNDP 547/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2155376 t fired, 25604 attempts, .
48 EF STEQ 547/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 551 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/256 15/32 DoubleLock-PT-p3s3-CTLFireability-12 2252612 m, 63735 m/sec, 5406261 t fired, .
43 EXEG EXCL 35/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 42360 m, 1208 m/sec, 42359 t fired, .
47 EF FNDP 552/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2175297 t fired, 25846 attempts, .
48 EF STEQ 552/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 556 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/256 17/32 DoubleLock-PT-p3s3-CTLFireability-12 2572326 m, 63942 m/sec, 6173575 t fired, .
43 EXEG EXCL 40/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 48409 m, 1209 m/sec, 48408 t fired, .
47 EF FNDP 557/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2195154 t fired, 26090 attempts, .
48 EF STEQ 557/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 561 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/256 19/32 DoubleLock-PT-p3s3-CTLFireability-12 2898990 m, 65332 m/sec, 6957570 t fired, .
43 EXEG EXCL 45/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 54436 m, 1205 m/sec, 54435 t fired, .
47 EF FNDP 562/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2215048 t fired, 26330 attempts, .
48 EF STEQ 562/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 566 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/256 21/32 DoubleLock-PT-p3s3-CTLFireability-12 3226065 m, 65415 m/sec, 7742549 t fired, .
43 EXEG EXCL 50/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 60470 m, 1206 m/sec, 60469 t fired, .
47 EF FNDP 567/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2234958 t fired, 26567 attempts, .
48 EF STEQ 567/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 571 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/256 24/32 DoubleLock-PT-p3s3-CTLFireability-12 3554404 m, 65667 m/sec, 8530561 t fired, .
43 EXEG EXCL 55/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 66506 m, 1207 m/sec, 66505 t fired, .
47 EF FNDP 572/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2254728 t fired, 26804 attempts, .
48 EF STEQ 572/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 576 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/256 26/32 DoubleLock-PT-p3s3-CTLFireability-12 3879662 m, 65051 m/sec, 9311181 t fired, .
43 EXEG EXCL 60/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 72547 m, 1208 m/sec, 72546 t fired, .
47 EF FNDP 577/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2274674 t fired, 27044 attempts, .
48 EF STEQ 577/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 581 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/256 28/32 DoubleLock-PT-p3s3-CTLFireability-12 4212378 m, 66543 m/sec, 10109699 t fired, .
43 EXEG EXCL 65/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 78574 m, 1205 m/sec, 78573 t fired, .
47 EF FNDP 582/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2294247 t fired, 27279 attempts, .
48 EF STEQ 582/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 586 secs. Pages in use: 33
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/256 30/32 DoubleLock-PT-p3s3-CTLFireability-12 4538139 m, 65152 m/sec, 10891526 t fired, .
43 EXEG EXCL 70/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 84628 m, 1210 m/sec, 84627 t fired, .
47 EF FNDP 587/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2314033 t fired, 27519 attempts, .
48 EF STEQ 587/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 591 secs. Pages in use: 35
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/256 32/32 DoubleLock-PT-p3s3-CTLFireability-12 4863210 m, 65014 m/sec, 11671697 t fired, .
43 EXEG EXCL 75/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 90684 m, 1211 m/sec, 90683 t fired, .
47 EF FNDP 592/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2333708 t fired, 27754 attempts, .
48 EF STEQ 592/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 596 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
lola: CANCELED task # 35 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 80/236 1/5 DoubleLock-PT-p3s3-CTLFireability-02 96742 m, 1211 m/sec, 96741 t fired, .
47 EF FNDP 597/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2353389 t fired, 27993 attempts, .
48 EF STEQ 597/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 601 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 85/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 102806 m, 1212 m/sec, 102805 t fired, .
47 EF FNDP 602/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2373177 t fired, 28231 attempts, .
48 EF STEQ 602/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 606 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 90/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 108868 m, 1212 m/sec, 108867 t fired, .
47 EF FNDP 607/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2392914 t fired, 28470 attempts, .
48 EF STEQ 607/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 611 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 95/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 114931 m, 1212 m/sec, 114930 t fired, .
47 EF FNDP 612/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2412656 t fired, 28710 attempts, .
48 EF STEQ 612/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 616 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 100/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 120991 m, 1212 m/sec, 120990 t fired, .
47 EF FNDP 617/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2432469 t fired, 28950 attempts, .
48 EF STEQ 617/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 621 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 105/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 127057 m, 1213 m/sec, 127056 t fired, .
47 EF FNDP 622/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2452247 t fired, 29184 attempts, .
48 EF STEQ 622/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 626 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 110/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 133116 m, 1211 m/sec, 133115 t fired, .
47 EF FNDP 627/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2472017 t fired, 29423 attempts, .
48 EF STEQ 627/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 631 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 115/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 139170 m, 1210 m/sec, 139169 t fired, .
47 EF FNDP 632/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2491813 t fired, 29663 attempts, .
48 EF STEQ 632/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 636 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 120/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 145232 m, 1212 m/sec, 145231 t fired, .
47 EF FNDP 637/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2511618 t fired, 29903 attempts, .
48 EF STEQ 637/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 641 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 125/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 151298 m, 1213 m/sec, 151297 t fired, .
47 EF FNDP 642/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2531437 t fired, 30147 attempts, .
48 EF STEQ 642/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 646 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 130/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 157359 m, 1212 m/sec, 157358 t fired, .
47 EF FNDP 647/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2551226 t fired, 30387 attempts, .
48 EF STEQ 647/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 651 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 163424 m, 1213 m/sec, 163423 t fired, .
47 EF FNDP 652/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2571048 t fired, 30625 attempts, .
48 EF STEQ 652/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 656 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 169488 m, 1212 m/sec, 169487 t fired, .
47 EF FNDP 657/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2590928 t fired, 30869 attempts, .
48 EF STEQ 657/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 661 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 175552 m, 1212 m/sec, 175551 t fired, .
47 EF FNDP 662/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2610741 t fired, 31110 attempts, .
48 EF STEQ 662/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 666 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 150/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 181618 m, 1213 m/sec, 181617 t fired, .
47 EF FNDP 667/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2630509 t fired, 31350 attempts, .
48 EF STEQ 667/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 671 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 155/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 187676 m, 1211 m/sec, 187675 t fired, .
47 EF FNDP 672/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2650372 t fired, 31593 attempts, .
48 EF STEQ 672/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 676 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 160/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 193719 m, 1208 m/sec, 193718 t fired, .
47 EF FNDP 677/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2670252 t fired, 31834 attempts, .
48 EF STEQ 677/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 681 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 165/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 199757 m, 1207 m/sec, 199756 t fired, .
47 EF FNDP 682/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2690151 t fired, 32079 attempts, .
48 EF STEQ 682/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 686 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 170/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 205794 m, 1207 m/sec, 205793 t fired, .
47 EF FNDP 687/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2710096 t fired, 32325 attempts, .
48 EF STEQ 687/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 691 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 175/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 211805 m, 1202 m/sec, 211804 t fired, .
47 EF FNDP 692/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2730039 t fired, 32570 attempts, .
48 EF STEQ 692/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 696 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 180/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 217806 m, 1200 m/sec, 217805 t fired, .
47 EF FNDP 697/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2750027 t fired, 32810 attempts, .
48 EF STEQ 697/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 701 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 185/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 223825 m, 1203 m/sec, 223824 t fired, .
47 EF FNDP 702/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2769957 t fired, 33055 attempts, .
48 EF STEQ 702/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 706 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 190/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 229840 m, 1203 m/sec, 229839 t fired, .
47 EF FNDP 707/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2789909 t fired, 33293 attempts, .
48 EF STEQ 707/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 711 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 195/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 235857 m, 1203 m/sec, 235856 t fired, .
47 EF FNDP 712/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2809934 t fired, 33539 attempts, .
48 EF STEQ 712/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 716 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 200/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 241868 m, 1202 m/sec, 241867 t fired, .
47 EF FNDP 717/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2829941 t fired, 33781 attempts, .
48 EF STEQ 717/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 721 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 205/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 247886 m, 1203 m/sec, 247885 t fired, .
47 EF FNDP 722/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2849917 t fired, 34025 attempts, .
48 EF STEQ 722/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 726 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 210/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 253890 m, 1200 m/sec, 253889 t fired, .
47 EF FNDP 727/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2869847 t fired, 34267 attempts, .
48 EF STEQ 727/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 731 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 215/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 259899 m, 1201 m/sec, 259898 t fired, .
47 EF FNDP 732/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2889853 t fired, 34513 attempts, .
48 EF STEQ 732/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 736 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 220/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 265906 m, 1201 m/sec, 265905 t fired, .
47 EF FNDP 737/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2909852 t fired, 34753 attempts, .
48 EF STEQ 737/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 741 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 225/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 271910 m, 1200 m/sec, 271910 t fired, .
47 EF FNDP 742/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2929845 t fired, 34999 attempts, .
48 EF STEQ 742/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 746 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 230/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 277919 m, 1201 m/sec, 277918 t fired, .
47 EF FNDP 747/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2949789 t fired, 35241 attempts, .
48 EF STEQ 747/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 751 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 235/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 283941 m, 1204 m/sec, 283940 t fired, .
47 EF FNDP 752/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2969444 t fired, 35479 attempts, .
48 EF STEQ 752/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 756 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 240/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 289957 m, 1203 m/sec, 289956 t fired, .
47 EF FNDP 757/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 2989169 t fired, 35725 attempts, .
48 EF STEQ 757/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 761 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 245/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 295833 m, 1175 m/sec, 295832 t fired, .
47 EF FNDP 762/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3008868 t fired, 35962 attempts, .
48 EF STEQ 762/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 766 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 250/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 301712 m, 1175 m/sec, 301711 t fired, .
47 EF FNDP 767/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3028636 t fired, 36203 attempts, .
48 EF STEQ 767/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 771 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 255/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 307695 m, 1196 m/sec, 307694 t fired, .
47 EF FNDP 772/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3048770 t fired, 36450 attempts, .
48 EF STEQ 772/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 776 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 EF FNDP 777/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3068982 t fired, 36695 attempts, .
48 EF STEQ 777/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 781 secs. Pages in use: 37
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 32 (type EXCL) for 31 DoubleLock-PT-p3s3-CTLFireability-11
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 2819 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/256 4/32 DoubleLock-PT-p3s3-CTLFireability-11 562700 m, 112540 m/sec, 562702 t fired, .
43 EXEG EXCL 5/2819 1/5 DoubleLock-PT-p3s3-CTLFireability-02 5682 m, -60402 m/sec, 5681 t fired, .
47 EF FNDP 782/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3089112 t fired, 36939 attempts, .
48 EF STEQ 782/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 786 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/256 8/32 DoubleLock-PT-p3s3-CTLFireability-11 1123024 m, 112064 m/sec, 1123025 t fired, .
43 EXEG EXCL 10/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 11400 m, 1143 m/sec, 11399 t fired, .
47 EF FNDP 787/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3109138 t fired, 37186 attempts, .
48 EF STEQ 787/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 791 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/256 11/32 DoubleLock-PT-p3s3-CTLFireability-11 1679658 m, 111326 m/sec, 1679659 t fired, .
43 EXEG EXCL 15/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 17133 m, 1146 m/sec, 17132 t fired, .
47 EF FNDP 792/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3129099 t fired, 37424 attempts, .
48 EF STEQ 792/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 796 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/256 15/32 DoubleLock-PT-p3s3-CTLFireability-11 2234472 m, 110962 m/sec, 2234474 t fired, .
43 EXEG EXCL 20/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 22852 m, 1143 m/sec, 22851 t fired, .
47 EF FNDP 797/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3149053 t fired, 37669 attempts, .
48 EF STEQ 797/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 801 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/256 19/32 DoubleLock-PT-p3s3-CTLFireability-11 2787422 m, 110590 m/sec, 2787424 t fired, .
43 EXEG EXCL 25/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 28544 m, 1138 m/sec, 28543 t fired, .
47 EF FNDP 802/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3169123 t fired, 37920 attempts, .
48 EF STEQ 802/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 806 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/256 22/32 DoubleLock-PT-p3s3-CTLFireability-11 3339548 m, 110425 m/sec, 3339549 t fired, .
43 EXEG EXCL 30/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 34220 m, 1135 m/sec, 34219 t fired, .
47 EF FNDP 807/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3189235 t fired, 38164 attempts, .
48 EF STEQ 807/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 811 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/256 26/32 DoubleLock-PT-p3s3-CTLFireability-11 3890269 m, 110144 m/sec, 3890271 t fired, .
43 EXEG EXCL 35/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 39907 m, 1137 m/sec, 39906 t fired, .
47 EF FNDP 812/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3209368 t fired, 38412 attempts, .
48 EF STEQ 812/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 816 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/256 29/32 DoubleLock-PT-p3s3-CTLFireability-11 4441802 m, 110306 m/sec, 4441803 t fired, .
43 EXEG EXCL 40/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 45599 m, 1138 m/sec, 45598 t fired, .
47 EF FNDP 817/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3229518 t fired, 38656 attempts, .
48 EF STEQ 817/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 821 secs. Pages in use: 37
# running tasks: 4 of 4 Visible: 13
lola: CANCELED task # 32 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 45/234 1/5 DoubleLock-PT-p3s3-CTLFireability-02 51296 m, 1139 m/sec, 51295 t fired, .
47 EF FNDP 822/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3249640 t fired, 38901 attempts, .
48 EF STEQ 822/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 826 secs. Pages in use: 39
# running tasks: 4 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 50/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 57268 m, 1194 m/sec, 57267 t fired, .
47 EF FNDP 827/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3269769 t fired, 39149 attempts, .
48 EF STEQ 827/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 831 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 55/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 63272 m, 1200 m/sec, 63271 t fired, .
47 EF FNDP 832/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3289840 t fired, 39396 attempts, .
48 EF STEQ 832/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 836 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 61/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 69273 m, 1200 m/sec, 69272 t fired, .
47 EF FNDP 838/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3309957 t fired, 39644 attempts, .
48 EF STEQ 838/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 842 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 66/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 75282 m, 1201 m/sec, 75281 t fired, .
47 EF FNDP 843/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3330038 t fired, 39888 attempts, .
48 EF STEQ 843/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 847 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 71/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 81312 m, 1206 m/sec, 81311 t fired, .
47 EF FNDP 848/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3350088 t fired, 40128 attempts, .
48 EF STEQ 848/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 852 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 76/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 87347 m, 1207 m/sec, 87346 t fired, .
47 EF FNDP 853/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3370030 t fired, 40370 attempts, .
48 EF STEQ 853/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 857 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 81/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 93386 m, 1207 m/sec, 93385 t fired, .
47 EF FNDP 858/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3390006 t fired, 40609 attempts, .
48 EF STEQ 858/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 862 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 86/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 99417 m, 1206 m/sec, 99416 t fired, .
47 EF FNDP 863/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3410022 t fired, 40854 attempts, .
48 EF STEQ 863/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 867 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 91/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 105460 m, 1208 m/sec, 105459 t fired, .
47 EF FNDP 868/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3430066 t fired, 41100 attempts, .
48 EF STEQ 868/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 872 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 96/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 111500 m, 1208 m/sec, 111499 t fired, .
47 EF FNDP 873/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3450063 t fired, 41341 attempts, .
48 EF STEQ 873/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 877 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 101/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 117538 m, 1207 m/sec, 117537 t fired, .
47 EF FNDP 878/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3470110 t fired, 41592 attempts, .
48 EF STEQ 878/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 882 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 106/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 123581 m, 1208 m/sec, 123580 t fired, .
47 EF FNDP 883/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3490202 t fired, 41837 attempts, .
48 EF STEQ 883/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 887 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 111/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 129620 m, 1207 m/sec, 129619 t fired, .
47 EF FNDP 888/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3510222 t fired, 42078 attempts, .
48 EF STEQ 888/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 892 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 116/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 135661 m, 1208 m/sec, 135660 t fired, .
47 EF FNDP 893/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3530294 t fired, 42326 attempts, .
48 EF STEQ 893/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 897 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 121/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 141688 m, 1205 m/sec, 141687 t fired, .
47 EF FNDP 898/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3550338 t fired, 42572 attempts, .
48 EF STEQ 898/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 902 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 126/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 147726 m, 1207 m/sec, 147725 t fired, .
47 EF FNDP 903/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3570426 t fired, 42815 attempts, .
48 EF STEQ 903/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 907 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 131/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 153741 m, 1203 m/sec, 153740 t fired, .
47 EF FNDP 908/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3590504 t fired, 43064 attempts, .
48 EF STEQ 908/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 912 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 136/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 159776 m, 1207 m/sec, 159775 t fired, .
47 EF FNDP 913/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3610516 t fired, 43306 attempts, .
48 EF STEQ 913/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 917 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 141/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 165795 m, 1203 m/sec, 165794 t fired, .
47 EF FNDP 918/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3630387 t fired, 43549 attempts, .
48 EF STEQ 918/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 922 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 146/256 1/5 DoubleLock-PT-p3s3-CTLFireability-02 171822 m, 1205 m/sec, 171821 t fired, .
47 EF FNDP 923/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3650390 t fired, 43791 attempts, .
48 EF STEQ 923/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 927 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 151/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 177855 m, 1206 m/sec, 177854 t fired, .
47 EF FNDP 928/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3670426 t fired, 44038 attempts, .
48 EF STEQ 928/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 932 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 156/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 183882 m, 1205 m/sec, 183881 t fired, .
47 EF FNDP 933/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3690445 t fired, 44278 attempts, .
48 EF STEQ 933/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 937 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 161/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 189917 m, 1207 m/sec, 189916 t fired, .
47 EF FNDP 938/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3710453 t fired, 44516 attempts, .
48 EF STEQ 938/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 942 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 166/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 195935 m, 1203 m/sec, 195934 t fired, .
47 EF FNDP 943/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3730522 t fired, 44762 attempts, .
48 EF STEQ 943/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 947 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 171/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 201923 m, 1197 m/sec, 201922 t fired, .
47 EF FNDP 948/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3750575 t fired, 45007 attempts, .
48 EF STEQ 948/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 952 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 176/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 207770 m, 1169 m/sec, 207769 t fired, .
47 EF FNDP 953/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3770387 t fired, 45243 attempts, .
48 EF STEQ 953/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 957 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 181/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 213545 m, 1155 m/sec, 213544 t fired, .
47 EF FNDP 958/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3789762 t fired, 45481 attempts, .
48 EF STEQ 958/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 962 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 186/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 219568 m, 1204 m/sec, 219567 t fired, .
47 EF FNDP 963/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3809930 t fired, 45730 attempts, .
48 EF STEQ 963/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 967 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 191/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 225591 m, 1204 m/sec, 225590 t fired, .
47 EF FNDP 968/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3830097 t fired, 45977 attempts, .
48 EF STEQ 968/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 972 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 196/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 231626 m, 1207 m/sec, 231625 t fired, .
47 EF FNDP 973/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3850212 t fired, 46223 attempts, .
48 EF STEQ 973/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 977 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 201/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 237655 m, 1205 m/sec, 237654 t fired, .
47 EF FNDP 978/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3870409 t fired, 46470 attempts, .
48 EF STEQ 978/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 982 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 206/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 243659 m, 1200 m/sec, 243658 t fired, .
47 EF FNDP 983/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3890626 t fired, 46722 attempts, .
48 EF STEQ 983/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 987 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 211/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 249646 m, 1197 m/sec, 249645 t fired, .
47 EF FNDP 988/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3910894 t fired, 46972 attempts, .
48 EF STEQ 988/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 992 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 216/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 255607 m, 1192 m/sec, 255606 t fired, .
47 EF FNDP 993/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3930962 t fired, 47223 attempts, .
48 EF STEQ 993/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 997 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 221/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 261660 m, 1210 m/sec, 261659 t fired, .
47 EF FNDP 998/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3950753 t fired, 47464 attempts, .
48 EF STEQ 998/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1002 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 226/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 267724 m, 1212 m/sec, 267723 t fired, .
47 EF FNDP 1003/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3970661 t fired, 47711 attempts, .
48 EF STEQ 1003/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1007 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 231/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 273769 m, 1209 m/sec, 273768 t fired, .
47 EF FNDP 1008/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 3990553 t fired, 47955 attempts, .
48 EF STEQ 1008/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1012 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 236/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 279815 m, 1209 m/sec, 279814 t fired, .
47 EF FNDP 1013/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4010622 t fired, 48203 attempts, .
48 EF STEQ 1013/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1017 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 241/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 285860 m, 1209 m/sec, 285859 t fired, .
47 EF FNDP 1018/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4030744 t fired, 48451 attempts, .
48 EF STEQ 1018/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1022 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 246/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 291903 m, 1208 m/sec, 291902 t fired, .
47 EF FNDP 1023/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4050757 t fired, 48697 attempts, .
48 EF STEQ 1023/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1027 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 251/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 297948 m, 1209 m/sec, 297947 t fired, .
47 EF FNDP 1028/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4070715 t fired, 48944 attempts, .
48 EF STEQ 1028/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1032 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 256/256 2/5 DoubleLock-PT-p3s3-CTLFireability-02 304015 m, 1213 m/sec, 304014 t fired, .
47 EF FNDP 1033/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4090648 t fired, 49187 attempts, .
48 EF STEQ 1033/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1037 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 EF FNDP 1038/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4110574 t fired, 49431 attempts, .
48 EF STEQ 1038/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1042 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
lola: LAUNCH task # 19 (type EXCL) for 18 DoubleLock-PT-p3s3-CTLFireability-06
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 2558 sec
lola: memory limit: 5 pages
lola: FINISHED task # 19 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-06
lola: result : true
lola: markings : 20
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 5/255 1/5 DoubleLock-PT-p3s3-CTLFireability-02 5941 m, -59614 m/sec, 5940 t fired, .
47 EF FNDP 1043/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4130589 t fired, 49677 attempts, .
48 EF STEQ 1043/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1047 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 10/255 1/5 DoubleLock-PT-p3s3-CTLFireability-02 11934 m, 1198 m/sec, 11933 t fired, .
47 EF FNDP 1048/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4150622 t fired, 49921 attempts, .
48 EF STEQ 1048/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1052 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 15/255 1/5 DoubleLock-PT-p3s3-CTLFireability-02 17929 m, 1199 m/sec, 17928 t fired, .
47 EF FNDP 1053/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4170643 t fired, 50164 attempts, .
48 EF STEQ 1053/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1057 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 20/255 1/5 DoubleLock-PT-p3s3-CTLFireability-02 23928 m, 1199 m/sec, 23927 t fired, .
47 EF FNDP 1058/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4190654 t fired, 50411 attempts, .
48 EF STEQ 1058/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1062 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 2 2 0 2 0 1 0
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 25/255 1/5 DoubleLock-PT-p3s3-CTLFireability-02 29929 m, 1200 m/sec, 29928 t fired, .
47 EF FNDP 1063/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 4210703 t fired, 50653 attempts, .
48 EF STEQ 1063/3596 0/5 DoubleLock-PT-p3s3-CTLFireability-07 sara is running.
Time elapsed: 1067 secs. Pages in use: 39
# running tasks: 3 of 4 Visible: 13
lola: FINISHED task # 47 (type FNDP) for DoubleLock-PT-p3s3-CTLFireability-07
lola: result : true
lola: fired transitions : 4227722
lola: tried executions : 50861
lola: time used : 1067.000000
lola: memory pages used : 0
lola: CANCELED task # 48 (type EQUN) for DoubleLock-PT-p3s3-CTLFireability-07 (obsolete)
lola: FINISHED task # 48 (type EQUN) for DoubleLock-PT-p3s3-CTLFireability-07
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 30/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 35943 m, 1202 m/sec, 35942 t fired, .
Time elapsed: 1072 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 35/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 41993 m, 1210 m/sec, 41992 t fired, .
Time elapsed: 1077 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 40/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 48046 m, 1210 m/sec, 48045 t fired, .
Time elapsed: 1082 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 45/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 54095 m, 1209 m/sec, 54094 t fired, .
Time elapsed: 1087 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 50/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 60145 m, 1210 m/sec, 60144 t fired, .
Time elapsed: 1092 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 55/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 66198 m, 1210 m/sec, 66197 t fired, .
Time elapsed: 1097 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 60/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 72256 m, 1211 m/sec, 72255 t fired, .
Time elapsed: 1102 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 65/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 78321 m, 1213 m/sec, 78320 t fired, .
Time elapsed: 1107 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 70/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 84390 m, 1213 m/sec, 84389 t fired, .
Time elapsed: 1112 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 75/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 90449 m, 1211 m/sec, 90448 t fired, .
Time elapsed: 1117 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 80/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 96509 m, 1212 m/sec, 96508 t fired, .
Time elapsed: 1122 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 85/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 102569 m, 1212 m/sec, 102568 t fired, .
Time elapsed: 1127 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 90/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 108633 m, 1212 m/sec, 108632 t fired, .
Time elapsed: 1132 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 95/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 114691 m, 1211 m/sec, 114690 t fired, .
Time elapsed: 1137 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 100/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 119841 m, 1030 m/sec, 119840 t fired, .
Time elapsed: 1142 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 105/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 125862 m, 1204 m/sec, 125861 t fired, .
Time elapsed: 1147 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 110/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 131889 m, 1205 m/sec, 131888 t fired, .
Time elapsed: 1152 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 115/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 137921 m, 1206 m/sec, 137920 t fired, .
Time elapsed: 1157 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 120/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 143709 m, 1157 m/sec, 143708 t fired, .
Time elapsed: 1162 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 125/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 149768 m, 1211 m/sec, 149767 t fired, .
Time elapsed: 1167 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 130/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 155824 m, 1211 m/sec, 155823 t fired, .
Time elapsed: 1172 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 161880 m, 1211 m/sec, 161879 t fired, .
Time elapsed: 1177 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 167934 m, 1210 m/sec, 167933 t fired, .
Time elapsed: 1182 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 173993 m, 1211 m/sec, 173992 t fired, .
Time elapsed: 1187 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 150/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 180051 m, 1211 m/sec, 180050 t fired, .
Time elapsed: 1192 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 155/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 186112 m, 1212 m/sec, 186111 t fired, .
Time elapsed: 1197 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 160/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 192176 m, 1212 m/sec, 192175 t fired, .
Time elapsed: 1202 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 165/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 198240 m, 1212 m/sec, 198239 t fired, .
Time elapsed: 1207 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 170/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 204300 m, 1212 m/sec, 204299 t fired, .
Time elapsed: 1212 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 175/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 210363 m, 1212 m/sec, 210362 t fired, .
Time elapsed: 1217 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 180/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 216424 m, 1212 m/sec, 216423 t fired, .
Time elapsed: 1222 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 185/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 222480 m, 1211 m/sec, 222479 t fired, .
Time elapsed: 1227 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 190/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 228531 m, 1210 m/sec, 228530 t fired, .
Time elapsed: 1232 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 195/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 234588 m, 1211 m/sec, 234587 t fired, .
Time elapsed: 1237 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 200/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 240648 m, 1212 m/sec, 240647 t fired, .
Time elapsed: 1242 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 205/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 246711 m, 1212 m/sec, 246710 t fired, .
Time elapsed: 1247 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 210/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 252462 m, 1150 m/sec, 252461 t fired, .
Time elapsed: 1252 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 215/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 258493 m, 1206 m/sec, 258492 t fired, .
Time elapsed: 1257 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 220/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 264520 m, 1205 m/sec, 264519 t fired, .
Time elapsed: 1262 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 225/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 270546 m, 1205 m/sec, 270545 t fired, .
Time elapsed: 1267 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 230/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 276572 m, 1205 m/sec, 276571 t fired, .
Time elapsed: 1272 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 235/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 282602 m, 1206 m/sec, 282601 t fired, .
Time elapsed: 1277 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 240/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 288639 m, 1207 m/sec, 288638 t fired, .
Time elapsed: 1282 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 245/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 294674 m, 1207 m/sec, 294673 t fired, .
Time elapsed: 1287 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 250/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 300715 m, 1208 m/sec, 300714 t fired, .
Time elapsed: 1292 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 255/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 306744 m, 1205 m/sec, 306743 t fired, .
Time elapsed: 1297 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 260/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 312778 m, 1206 m/sec, 312777 t fired, .
Time elapsed: 1302 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 265/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 318816 m, 1207 m/sec, 318815 t fired, .
Time elapsed: 1307 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 270/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 324852 m, 1207 m/sec, 324851 t fired, .
Time elapsed: 1312 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 275/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 330888 m, 1207 m/sec, 330887 t fired, .
Time elapsed: 1317 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 280/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 336929 m, 1208 m/sec, 336928 t fired, .
Time elapsed: 1322 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleLock-PT-p3s3-CTLFireability-04
lola: time limit : 284 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 2273 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/284 2/32 DoubleLock-PT-p3s3-CTLFireability-04 189283 m, 37856 m/sec, 378565 t fired, .
43 EXEG EXCL 5/2273 1/5 DoubleLock-PT-p3s3-CTLFireability-02 5794 m, -66227 m/sec, 5793 t fired, .
Time elapsed: 1332 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/284 3/32 DoubleLock-PT-p3s3-CTLFireability-04 377093 m, 37562 m/sec, 754185 t fired, .
43 EXEG EXCL 10/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 11678 m, 1176 m/sec, 11677 t fired, .
Time elapsed: 1337 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/284 4/32 DoubleLock-PT-p3s3-CTLFireability-04 564608 m, 37503 m/sec, 1129215 t fired, .
43 EXEG EXCL 15/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 17157 m, 1095 m/sec, 17156 t fired, .
Time elapsed: 1342 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/284 5/32 DoubleLock-PT-p3s3-CTLFireability-04 750888 m, 37256 m/sec, 1501775 t fired, .
43 EXEG EXCL 20/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 22897 m, 1148 m/sec, 22896 t fired, .
Time elapsed: 1347 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/284 7/32 DoubleLock-PT-p3s3-CTLFireability-04 938483 m, 37519 m/sec, 1876965 t fired, .
43 EXEG EXCL 25/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 28368 m, 1094 m/sec, 28367 t fired, .
Time elapsed: 1352 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/284 8/32 DoubleLock-PT-p3s3-CTLFireability-04 1127877 m, 37878 m/sec, 2255753 t fired, .
43 EXEG EXCL 30/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 34274 m, 1181 m/sec, 34273 t fired, .
Time elapsed: 1357 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/284 9/32 DoubleLock-PT-p3s3-CTLFireability-04 1316313 m, 37687 m/sec, 2632625 t fired, .
43 EXEG EXCL 35/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 40183 m, 1181 m/sec, 40182 t fired, .
Time elapsed: 1362 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/284 10/32 DoubleLock-PT-p3s3-CTLFireability-04 1502333 m, 37204 m/sec, 3004665 t fired, .
43 EXEG EXCL 40/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 45853 m, 1134 m/sec, 45852 t fired, .
Time elapsed: 1367 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/284 11/32 DoubleLock-PT-p3s3-CTLFireability-04 1689708 m, 37475 m/sec, 3379415 t fired, .
43 EXEG EXCL 45/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 51498 m, 1129 m/sec, 51497 t fired, .
Time elapsed: 1372 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/284 13/32 DoubleLock-PT-p3s3-CTLFireability-04 1877857 m, 37629 m/sec, 3755713 t fired, .
43 EXEG EXCL 50/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 57421 m, 1184 m/sec, 57420 t fired, .
Time elapsed: 1377 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/284 14/32 DoubleLock-PT-p3s3-CTLFireability-04 2066163 m, 37661 m/sec, 4132324 t fired, .
43 EXEG EXCL 55/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 63351 m, 1186 m/sec, 63350 t fired, .
Time elapsed: 1382 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/284 15/32 DoubleLock-PT-p3s3-CTLFireability-04 2254413 m, 37650 m/sec, 4508824 t fired, .
43 EXEG EXCL 60/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 69295 m, 1188 m/sec, 69294 t fired, .
Time elapsed: 1387 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/284 16/32 DoubleLock-PT-p3s3-CTLFireability-04 2442843 m, 37686 m/sec, 4885685 t fired, .
43 EXEG EXCL 65/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 75259 m, 1192 m/sec, 75258 t fired, .
Time elapsed: 1392 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/284 18/32 DoubleLock-PT-p3s3-CTLFireability-04 2630794 m, 37590 m/sec, 5261587 t fired, .
43 EXEG EXCL 70/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 81203 m, 1188 m/sec, 81202 t fired, .
Time elapsed: 1397 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/284 19/32 DoubleLock-PT-p3s3-CTLFireability-04 2818877 m, 37616 m/sec, 5637753 t fired, .
43 EXEG EXCL 75/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 87130 m, 1185 m/sec, 87129 t fired, .
Time elapsed: 1402 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/284 20/32 DoubleLock-PT-p3s3-CTLFireability-04 3004063 m, 37037 m/sec, 6008126 t fired, .
43 EXEG EXCL 80/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 93094 m, 1192 m/sec, 93093 t fired, .
Time elapsed: 1407 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/284 21/32 DoubleLock-PT-p3s3-CTLFireability-04 3179488 m, 35085 m/sec, 6358975 t fired, .
43 EXEG EXCL 85/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 98973 m, 1175 m/sec, 98972 t fired, .
Time elapsed: 1412 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/284 22/32 DoubleLock-PT-p3s3-CTLFireability-04 3364177 m, 36937 m/sec, 6728353 t fired, .
43 EXEG EXCL 90/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 104924 m, 1190 m/sec, 104923 t fired, .
Time elapsed: 1417 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/284 24/32 DoubleLock-PT-p3s3-CTLFireability-04 3547732 m, 36711 m/sec, 7095463 t fired, .
43 EXEG EXCL 95/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 110900 m, 1195 m/sec, 110899 t fired, .
Time elapsed: 1422 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/284 25/32 DoubleLock-PT-p3s3-CTLFireability-04 3731422 m, 36738 m/sec, 7462843 t fired, .
43 EXEG EXCL 100/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 116882 m, 1196 m/sec, 116881 t fired, .
Time elapsed: 1427 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/284 26/32 DoubleLock-PT-p3s3-CTLFireability-04 3914733 m, 36662 m/sec, 7829465 t fired, .
43 EXEG EXCL 105/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 122865 m, 1196 m/sec, 122864 t fired, .
Time elapsed: 1432 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/284 27/32 DoubleLock-PT-p3s3-CTLFireability-04 4098848 m, 36823 m/sec, 8197695 t fired, .
43 EXEG EXCL 110/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 128835 m, 1194 m/sec, 128834 t fired, .
Time elapsed: 1437 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/284 28/32 DoubleLock-PT-p3s3-CTLFireability-04 4273757 m, 34981 m/sec, 8547513 t fired, .
43 EXEG EXCL 115/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 134798 m, 1192 m/sec, 134797 t fired, .
Time elapsed: 1442 secs. Pages in use: 39
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/284 29/32 DoubleLock-PT-p3s3-CTLFireability-04 4445365 m, 34321 m/sec, 8890730 t fired, .
43 EXEG EXCL 120/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 140516 m, 1143 m/sec, 140515 t fired, .
Time elapsed: 1447 secs. Pages in use: 40
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/284 30/32 DoubleLock-PT-p3s3-CTLFireability-04 4618773 m, 34681 m/sec, 9237545 t fired, .
43 EXEG EXCL 125/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 146480 m, 1192 m/sec, 146479 t fired, .
Time elapsed: 1452 secs. Pages in use: 41
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/284 32/32 DoubleLock-PT-p3s3-CTLFireability-04 4803077 m, 36860 m/sec, 9606153 t fired, .
43 EXEG EXCL 130/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 152485 m, 1201 m/sec, 152484 t fired, .
Time elapsed: 1457 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
lola: CANCELED task # 13 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/252 1/5 DoubleLock-PT-p3s3-CTLFireability-02 158487 m, 1200 m/sec, 158486 t fired, .
Time elapsed: 1462 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 164484 m, 1199 m/sec, 164483 t fired, .
Time elapsed: 1467 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/284 1/5 DoubleLock-PT-p3s3-CTLFireability-02 170481 m, 1199 m/sec, 170480 t fired, .
Time elapsed: 1472 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 150/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 176483 m, 1200 m/sec, 176482 t fired, .
Time elapsed: 1477 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 155/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 182495 m, 1202 m/sec, 182494 t fired, .
Time elapsed: 1482 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 160/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 188502 m, 1201 m/sec, 188501 t fired, .
Time elapsed: 1487 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 165/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 194521 m, 1203 m/sec, 194520 t fired, .
Time elapsed: 1492 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 170/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 200539 m, 1203 m/sec, 200538 t fired, .
Time elapsed: 1497 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 175/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 206556 m, 1203 m/sec, 206555 t fired, .
Time elapsed: 1502 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 180/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 212570 m, 1202 m/sec, 212569 t fired, .
Time elapsed: 1507 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 185/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 218583 m, 1202 m/sec, 218582 t fired, .
Time elapsed: 1512 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 190/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 224604 m, 1204 m/sec, 224603 t fired, .
Time elapsed: 1517 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 195/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 230625 m, 1204 m/sec, 230624 t fired, .
Time elapsed: 1522 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 200/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 236638 m, 1202 m/sec, 236637 t fired, .
Time elapsed: 1527 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 205/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 242651 m, 1202 m/sec, 242650 t fired, .
Time elapsed: 1532 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 210/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 248670 m, 1203 m/sec, 248669 t fired, .
Time elapsed: 1537 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 215/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 254691 m, 1204 m/sec, 254690 t fired, .
Time elapsed: 1542 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 220/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 260714 m, 1204 m/sec, 260713 t fired, .
Time elapsed: 1547 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 225/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 266736 m, 1204 m/sec, 266735 t fired, .
Time elapsed: 1552 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 230/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 272752 m, 1203 m/sec, 272751 t fired, .
Time elapsed: 1557 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 235/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 278769 m, 1203 m/sec, 278768 t fired, .
Time elapsed: 1562 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 240/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 284789 m, 1204 m/sec, 284788 t fired, .
Time elapsed: 1567 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 245/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 290810 m, 1204 m/sec, 290809 t fired, .
Time elapsed: 1572 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 250/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 296832 m, 1204 m/sec, 296831 t fired, .
Time elapsed: 1577 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 255/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 302855 m, 1204 m/sec, 302854 t fired, .
Time elapsed: 1582 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 260/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 308868 m, 1202 m/sec, 308867 t fired, .
Time elapsed: 1587 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 265/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 314881 m, 1202 m/sec, 314880 t fired, .
Time elapsed: 1592 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 270/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 320889 m, 1201 m/sec, 320888 t fired, .
Time elapsed: 1597 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 275/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 326906 m, 1203 m/sec, 326905 t fired, .
Time elapsed: 1602 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 280/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 332922 m, 1203 m/sec, 332921 t fired, .
Time elapsed: 1607 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 1 0 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 45 (type EXCL) for 21 DoubleLock-PT-p3s3-CTLFireability-07
lola: time limit : 284 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 1988 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 5/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 5975 m, -65389 m/sec, 5974 t fired, .
45 EFEG EXCL 5/284 1/32 DoubleLock-PT-p3s3-CTLFireability-07 7280 m, 1456 m/sec, 7279 t fired, .
Time elapsed: 1617 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 10/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 11870 m, 1179 m/sec, 11869 t fired, .
45 EFEG EXCL 10/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 14488 m, 1441 m/sec, 14487 t fired, .
Time elapsed: 1622 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 15/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 17899 m, 1205 m/sec, 17898 t fired, .
45 EFEG EXCL 15/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 22165 m, 1535 m/sec, 22164 t fired, .
Time elapsed: 1627 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 20/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 23100 m, 1040 m/sec, 23099 t fired, .
45 EFEG EXCL 20/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 29928 m, 1552 m/sec, 29927 t fired, .
Time elapsed: 1632 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 25/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 29024 m, 1184 m/sec, 29023 t fired, .
45 EFEG EXCL 25/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 37565 m, 1527 m/sec, 37564 t fired, .
Time elapsed: 1637 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 30/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 34971 m, 1189 m/sec, 34970 t fired, .
45 EFEG EXCL 30/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 45229 m, 1532 m/sec, 45228 t fired, .
Time elapsed: 1642 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 35/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 40111 m, 1028 m/sec, 40110 t fired, .
45 EFEG EXCL 35/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 53012 m, 1556 m/sec, 53011 t fired, .
Time elapsed: 1647 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 40/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 45615 m, 1100 m/sec, 45614 t fired, .
45 EFEG EXCL 40/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 60765 m, 1550 m/sec, 60764 t fired, .
Time elapsed: 1652 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 45/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 51115 m, 1100 m/sec, 51114 t fired, .
45 EFEG EXCL 45/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 68549 m, 1556 m/sec, 68548 t fired, .
Time elapsed: 1657 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 50/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 56741 m, 1125 m/sec, 56740 t fired, .
45 EFEG EXCL 50/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 76336 m, 1557 m/sec, 76335 t fired, .
Time elapsed: 1662 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 55/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 62689 m, 1189 m/sec, 62688 t fired, .
45 EFEG EXCL 55/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 83833 m, 1499 m/sec, 83832 t fired, .
Time elapsed: 1667 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 60/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 68681 m, 1198 m/sec, 68680 t fired, .
45 EFEG EXCL 60/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 90948 m, 1423 m/sec, 90947 t fired, .
Time elapsed: 1672 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 65/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 74548 m, 1173 m/sec, 74547 t fired, .
45 EFEG EXCL 65/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 98648 m, 1540 m/sec, 98647 t fired, .
Time elapsed: 1677 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 70/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 80513 m, 1193 m/sec, 80512 t fired, .
45 EFEG EXCL 70/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 105771 m, 1424 m/sec, 105770 t fired, .
Time elapsed: 1682 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 75/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 85869 m, 1071 m/sec, 85868 t fired, .
45 EFEG EXCL 75/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 112967 m, 1439 m/sec, 112966 t fired, .
Time elapsed: 1687 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 80/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 91489 m, 1124 m/sec, 91488 t fired, .
45 EFEG EXCL 80/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 120641 m, 1534 m/sec, 120640 t fired, .
Time elapsed: 1692 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 85/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 97347 m, 1171 m/sec, 97346 t fired, .
45 EFEG EXCL 85/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 128431 m, 1558 m/sec, 128430 t fired, .
Time elapsed: 1697 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 90/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 102698 m, 1070 m/sec, 102697 t fired, .
45 EFEG EXCL 90/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 136212 m, 1556 m/sec, 136211 t fired, .
Time elapsed: 1702 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 95/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 108635 m, 1187 m/sec, 108634 t fired, .
45 EFEG EXCL 95/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 143320 m, 1421 m/sec, 143319 t fired, .
Time elapsed: 1707 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 100/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 114222 m, 1117 m/sec, 114221 t fired, .
45 EFEG EXCL 100/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 151029 m, 1541 m/sec, 151028 t fired, .
Time elapsed: 1712 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 105/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 120060 m, 1167 m/sec, 120059 t fired, .
45 EFEG EXCL 105/248 1/32 DoubleLock-PT-p3s3-CTLFireability-07 158796 m, 1553 m/sec, 158795 t fired, .
Time elapsed: 1717 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 110/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 125687 m, 1125 m/sec, 125686 t fired, .
45 EFEG EXCL 110/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 166595 m, 1559 m/sec, 166594 t fired, .
Time elapsed: 1722 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 115/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 131585 m, 1179 m/sec, 131584 t fired, .
45 EFEG EXCL 115/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 174401 m, 1561 m/sec, 174400 t fired, .
Time elapsed: 1727 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 120/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 137484 m, 1179 m/sec, 137483 t fired, .
45 EFEG EXCL 120/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 182204 m, 1560 m/sec, 182203 t fired, .
Time elapsed: 1732 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 125/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 143398 m, 1182 m/sec, 143397 t fired, .
45 EFEG EXCL 125/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 190008 m, 1560 m/sec, 190007 t fired, .
Time elapsed: 1737 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 130/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 149290 m, 1178 m/sec, 149289 t fired, .
45 EFEG EXCL 130/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 197809 m, 1560 m/sec, 197808 t fired, .
Time elapsed: 1742 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 155179 m, 1177 m/sec, 155178 t fired, .
45 EFEG EXCL 135/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 205611 m, 1560 m/sec, 205610 t fired, .
Time elapsed: 1747 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 161093 m, 1182 m/sec, 161092 t fired, .
45 EFEG EXCL 140/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 213408 m, 1559 m/sec, 213407 t fired, .
Time elapsed: 1752 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/1988 1/5 DoubleLock-PT-p3s3-CTLFireability-02 167010 m, 1183 m/sec, 167009 t fired, .
45 EFEG EXCL 145/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 221208 m, 1560 m/sec, 221207 t fired, .
Time elapsed: 1757 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 150/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 172972 m, 1192 m/sec, 172971 t fired, .
45 EFEG EXCL 150/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 228081 m, 1374 m/sec, 228080 t fired, .
Time elapsed: 1762 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 155/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 178712 m, 1148 m/sec, 178711 t fired, .
45 EFEG EXCL 155/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 235135 m, 1410 m/sec, 235134 t fired, .
Time elapsed: 1767 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 160/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 183970 m, 1051 m/sec, 183969 t fired, .
45 EFEG EXCL 160/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 242895 m, 1552 m/sec, 242894 t fired, .
Time elapsed: 1772 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 165/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 189931 m, 1192 m/sec, 189930 t fired, .
45 EFEG EXCL 165/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 250699 m, 1560 m/sec, 250698 t fired, .
Time elapsed: 1777 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 170/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 195911 m, 1196 m/sec, 195910 t fired, .
45 EFEG EXCL 170/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 258504 m, 1561 m/sec, 258503 t fired, .
Time elapsed: 1782 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 175/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 201901 m, 1198 m/sec, 201901 t fired, .
45 EFEG EXCL 175/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 266313 m, 1561 m/sec, 266312 t fired, .
Time elapsed: 1787 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 180/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 207892 m, 1198 m/sec, 207891 t fired, .
45 EFEG EXCL 180/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 274124 m, 1562 m/sec, 274123 t fired, .
Time elapsed: 1792 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 185/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 213879 m, 1197 m/sec, 213878 t fired, .
45 EFEG EXCL 185/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 281933 m, 1561 m/sec, 281932 t fired, .
Time elapsed: 1797 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 190/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 219866 m, 1197 m/sec, 219865 t fired, .
45 EFEG EXCL 190/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 289752 m, 1563 m/sec, 289751 t fired, .
Time elapsed: 1802 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 195/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 225827 m, 1192 m/sec, 225826 t fired, .
45 EFEG EXCL 195/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 297557 m, 1561 m/sec, 297556 t fired, .
Time elapsed: 1807 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 200/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 231724 m, 1179 m/sec, 231723 t fired, .
45 EFEG EXCL 200/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 305272 m, 1543 m/sec, 305271 t fired, .
Time elapsed: 1812 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 205/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 237044 m, 1064 m/sec, 237043 t fired, .
45 EFEG EXCL 205/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 312509 m, 1447 m/sec, 312508 t fired, .
Time elapsed: 1817 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 210/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 242475 m, 1086 m/sec, 242474 t fired, .
45 EFEG EXCL 210/248 2/32 DoubleLock-PT-p3s3-CTLFireability-07 320300 m, 1558 m/sec, 320299 t fired, .
Time elapsed: 1822 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 215/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 248404 m, 1185 m/sec, 248403 t fired, .
45 EFEG EXCL 215/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 328093 m, 1558 m/sec, 328092 t fired, .
Time elapsed: 1827 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 220/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 254338 m, 1186 m/sec, 254337 t fired, .
45 EFEG EXCL 220/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 335896 m, 1560 m/sec, 335895 t fired, .
Time elapsed: 1832 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 225/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 260276 m, 1187 m/sec, 260275 t fired, .
45 EFEG EXCL 225/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 343696 m, 1560 m/sec, 343695 t fired, .
Time elapsed: 1837 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 230/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 266230 m, 1190 m/sec, 266229 t fired, .
45 EFEG EXCL 230/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 351500 m, 1560 m/sec, 351499 t fired, .
Time elapsed: 1842 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 235/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 272187 m, 1191 m/sec, 272186 t fired, .
45 EFEG EXCL 235/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 359311 m, 1562 m/sec, 359310 t fired, .
Time elapsed: 1847 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 240/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 278141 m, 1190 m/sec, 278140 t fired, .
45 EFEG EXCL 240/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 367133 m, 1564 m/sec, 367132 t fired, .
Time elapsed: 1852 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 245/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 284059 m, 1183 m/sec, 284058 t fired, .
45 EFEG EXCL 245/248 3/32 DoubleLock-PT-p3s3-CTLFireability-07 374935 m, 1560 m/sec, 374934 t fired, .
Time elapsed: 1857 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
lola: CANCELED task # 45 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 0 0 4 1 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 250/1988 2/5 DoubleLock-PT-p3s3-CTLFireability-02 289840 m, 1156 m/sec, 289839 t fired, .
Time elapsed: 1862 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
lola: LAUNCH task # 45 (type EXCL) for 21 DoubleLock-PT-p3s3-CTLFireability-07
lola: time limit : 1738 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 255/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 295327 m, 1097 m/sec, 295326 t fired, .
45 EFEG EXCL 5/1738 1/5 DoubleLock-PT-p3s3-CTLFireability-07 6989 m, -73589 m/sec, 6988 t fired, .
Time elapsed: 1867 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 260/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 301313 m, 1197 m/sec, 301312 t fired, .
45 EFEG EXCL 10/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 14691 m, 1540 m/sec, 14690 t fired, .
Time elapsed: 1872 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 265/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 307292 m, 1195 m/sec, 307291 t fired, .
45 EFEG EXCL 15/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 22260 m, 1513 m/sec, 22259 t fired, .
Time elapsed: 1877 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 270/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 313311 m, 1203 m/sec, 313310 t fired, .
45 EFEG EXCL 20/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 29915 m, 1531 m/sec, 29914 t fired, .
Time elapsed: 1882 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 275/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 319350 m, 1207 m/sec, 319349 t fired, .
45 EFEG EXCL 25/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 37487 m, 1514 m/sec, 37486 t fired, .
Time elapsed: 1887 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 280/284 2/5 DoubleLock-PT-p3s3-CTLFireability-02 325398 m, 1209 m/sec, 325397 t fired, .
45 EFEG EXCL 30/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 45192 m, 1541 m/sec, 45191 t fired, .
Time elapsed: 1892 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p3s3-CTLFireability-02 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 0 0 1 1 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 EFEG EXCL 35/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 52889 m, 1539 m/sec, 52888 t fired, .
Time elapsed: 1897 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
lola: LAUNCH task # 43 (type EXCL) for 6 DoubleLock-PT-p3s3-CTLFireability-02
lola: time limit : 1703 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 5/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 5583 m, -63963 m/sec, 5582 t fired, .
45 EFEG EXCL 40/248 1/5 DoubleLock-PT-p3s3-CTLFireability-07 60275 m, 1477 m/sec, 60274 t fired, .
Time elapsed: 1902 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 10/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 11577 m, 1198 m/sec, 11576 t fired, .
45 EFEG EXCL 45/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 67648 m, 1474 m/sec, 67647 t fired, .
Time elapsed: 1907 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 15/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 17569 m, 1198 m/sec, 17568 t fired, .
45 EFEG EXCL 50/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 75000 m, 1470 m/sec, 74999 t fired, .
Time elapsed: 1912 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 20/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 22952 m, 1076 m/sec, 22951 t fired, .
45 EFEG EXCL 55/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 82423 m, 1484 m/sec, 82422 t fired, .
Time elapsed: 1917 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 25/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 28505 m, 1110 m/sec, 28504 t fired, .
45 EFEG EXCL 60/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 89831 m, 1481 m/sec, 89830 t fired, .
Time elapsed: 1922 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 30/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 34241 m, 1147 m/sec, 34240 t fired, .
45 EFEG EXCL 65/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 97224 m, 1478 m/sec, 97223 t fired, .
Time elapsed: 1927 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 35/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 39961 m, 1144 m/sec, 39960 t fired, .
45 EFEG EXCL 70/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 104607 m, 1476 m/sec, 104606 t fired, .
Time elapsed: 1932 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 40/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 45677 m, 1143 m/sec, 45676 t fired, .
45 EFEG EXCL 75/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 111985 m, 1475 m/sec, 111984 t fired, .
Time elapsed: 1937 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 45/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 51418 m, 1148 m/sec, 51417 t fired, .
45 EFEG EXCL 80/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 119381 m, 1479 m/sec, 119380 t fired, .
Time elapsed: 1942 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 50/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 57240 m, 1164 m/sec, 57239 t fired, .
45 EFEG EXCL 85/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 126737 m, 1471 m/sec, 126736 t fired, .
Time elapsed: 1947 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 55/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 63244 m, 1200 m/sec, 63243 t fired, .
45 EFEG EXCL 90/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 134137 m, 1480 m/sec, 134136 t fired, .
Time elapsed: 1952 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 60/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 69253 m, 1201 m/sec, 69252 t fired, .
45 EFEG EXCL 95/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 141525 m, 1477 m/sec, 141524 t fired, .
Time elapsed: 1957 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 65/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 75247 m, 1198 m/sec, 75246 t fired, .
45 EFEG EXCL 100/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 148933 m, 1481 m/sec, 148932 t fired, .
Time elapsed: 1962 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 70/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 81264 m, 1203 m/sec, 81263 t fired, .
45 EFEG EXCL 105/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 156421 m, 1497 m/sec, 156420 t fired, .
Time elapsed: 1967 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 75/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 87092 m, 1165 m/sec, 87091 t fired, .
45 EFEG EXCL 110/217 1/5 DoubleLock-PT-p3s3-CTLFireability-07 163809 m, 1477 m/sec, 163809 t fired, .
Time elapsed: 1972 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 80/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 92805 m, 1142 m/sec, 92804 t fired, .
45 EFEG EXCL 115/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 171133 m, 1464 m/sec, 171132 t fired, .
Time elapsed: 1977 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 85/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 98542 m, 1147 m/sec, 98541 t fired, .
45 EFEG EXCL 120/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 178480 m, 1469 m/sec, 178479 t fired, .
Time elapsed: 1982 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 90/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 104462 m, 1184 m/sec, 104461 t fired, .
45 EFEG EXCL 125/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 185879 m, 1479 m/sec, 185878 t fired, .
Time elapsed: 1987 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 95/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 110185 m, 1144 m/sec, 110184 t fired, .
45 EFEG EXCL 130/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 193257 m, 1475 m/sec, 193256 t fired, .
Time elapsed: 1992 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 100/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 115924 m, 1147 m/sec, 115923 t fired, .
45 EFEG EXCL 135/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 200633 m, 1475 m/sec, 200632 t fired, .
Time elapsed: 1997 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 105/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 121665 m, 1148 m/sec, 121664 t fired, .
45 EFEG EXCL 140/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 207423 m, 1358 m/sec, 207422 t fired, .
Time elapsed: 2002 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 110/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 127440 m, 1155 m/sec, 127439 t fired, .
45 EFEG EXCL 145/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 214792 m, 1473 m/sec, 214791 t fired, .
Time elapsed: 2007 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 115/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 132418 m, 995 m/sec, 132417 t fired, .
45 EFEG EXCL 150/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 222229 m, 1487 m/sec, 222228 t fired, .
Time elapsed: 2012 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 120/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 138213 m, 1159 m/sec, 138212 t fired, .
45 EFEG EXCL 155/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 229592 m, 1472 m/sec, 229591 t fired, .
Time elapsed: 2017 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 125/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 143941 m, 1145 m/sec, 143940 t fired, .
45 EFEG EXCL 160/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 236876 m, 1456 m/sec, 236875 t fired, .
Time elapsed: 2022 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 130/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 149638 m, 1139 m/sec, 149637 t fired, .
45 EFEG EXCL 165/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 244207 m, 1466 m/sec, 244206 t fired, .
Time elapsed: 2027 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 135/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 154903 m, 1053 m/sec, 154902 t fired, .
45 EFEG EXCL 170/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 251612 m, 1481 m/sec, 251611 t fired, .
Time elapsed: 2032 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 140/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 160488 m, 1117 m/sec, 160487 t fired, .
45 EFEG EXCL 175/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 258991 m, 1475 m/sec, 258990 t fired, .
Time elapsed: 2037 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p3s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p3s3-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p3s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-02: AXAF 0 0 1 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-03: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-07: DISJ 0 0 1 0 4 0 1 1
DoubleLock-PT-p3s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p3s3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p3s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 EXEG EXCL 145/1703 1/5 DoubleLock-PT-p3s3-CTLFireability-02 166200 m, 1142 m/sec, 166199 t fired, .
45 EFEG EXCL 180/217 2/5 DoubleLock-PT-p3s3-CTLFireability-07 266345 m, 1470 m/sec, 266344 t fired, .
Time elapsed: 2042 secs. Pages in use: 43
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p3s3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DoubleLock-PT-p3s3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414700562"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p3s3.tgz
mv DoubleLock-PT-p3s3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;