About the Execution of LoLa+red for DoubleLock-PT-p1s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7514.107 | 1336181.00 | 2551370.00 | 4456.00 | ?F???TTF???FFF?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414600522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DoubleLock-PT-p1s3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414600522
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.7M
-rw-r--r-- 1 mcc users 5.8K Feb 25 14:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 14:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 14:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 14:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 14:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 14:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 14:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.4M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-00
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-01
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-02
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-03
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-04
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-05
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-06
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-07
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-08
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-09
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-10
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-11
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-12
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-13
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-14
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678386737749
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p1s3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 18:32:20] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 18:32:20] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 18:32:21] [INFO ] Load time of PNML (sax parser for PT used): 535 ms
[2023-03-09 18:32:21] [INFO ] Transformed 570 places.
[2023-03-09 18:32:21] [INFO ] Transformed 7568 transitions.
[2023-03-09 18:32:21] [INFO ] Parsed PT model containing 570 places and 7568 transitions and 30656 arcs in 702 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
Deduced a syphon composed of 132 places in 25 ms
Reduce places removed 132 places and 256 transitions.
FORMULA DoubleLock-PT-p1s3-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 132 out of 438 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 438/438 places, 7312/7312 transitions.
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 434 transition count 7312
Applied a total of 4 rules in 147 ms. Remains 434 /438 variables (removed 4) and now considering 7312/7312 (removed 0) transitions.
[2023-03-09 18:32:21] [INFO ] Flow matrix only has 4971 transitions (discarded 2341 similar events)
// Phase 1: matrix 4971 rows 434 cols
[2023-03-09 18:32:21] [INFO ] Computed 2 place invariants in 125 ms
[2023-03-09 18:32:22] [INFO ] Implicit Places using invariants in 1035 ms returned []
[2023-03-09 18:32:22] [INFO ] Flow matrix only has 4971 transitions (discarded 2341 similar events)
[2023-03-09 18:32:22] [INFO ] Invariant cache hit.
[2023-03-09 18:32:24] [INFO ] Implicit Places using invariants and state equation in 1479 ms returned []
Implicit Place search using SMT with State Equation took 2561 ms to find 0 implicit places.
[2023-03-09 18:32:24] [INFO ] Flow matrix only has 4971 transitions (discarded 2341 similar events)
[2023-03-09 18:32:24] [INFO ] Invariant cache hit.
[2023-03-09 18:32:27] [INFO ] Dead Transitions using invariants and state equation in 3733 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 434/438 places, 7312/7312 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6446 ms. Remains : 434/438 places, 7312/7312 transitions.
Support contains 132 out of 434 places after structural reductions.
[2023-03-09 18:32:28] [INFO ] Flatten gal took : 594 ms
[2023-03-09 18:32:29] [INFO ] Flatten gal took : 403 ms
[2023-03-09 18:32:30] [INFO ] Input system was already deterministic with 7312 transitions.
Incomplete random walk after 10003 steps, including 88 resets, run finished after 678 ms. (steps per millisecond=14 ) properties (out of 78) seen :21
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 57) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 56) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 55) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 55) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 53) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 52) seen :0
Running SMT prover for 52 properties.
[2023-03-09 18:32:31] [INFO ] Flow matrix only has 4971 transitions (discarded 2341 similar events)
[2023-03-09 18:32:31] [INFO ] Invariant cache hit.
[2023-03-09 18:32:32] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:32:32] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-09 18:32:32] [INFO ] After 958ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:52
[2023-03-09 18:32:33] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:32:33] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 18:32:57] [INFO ] After 24016ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :49
[2023-03-09 18:32:58] [INFO ] State equation strengthened by 400 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-09 18:32:58] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-09 18:32:58] [INFO ] After 25066ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:52
Fused 52 Parikh solutions to 14 different solutions.
Parikh walk visited 0 properties in 836 ms.
Support contains 100 out of 434 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Drop transitions removed 47 transitions
Reduce isomorphic transitions removed 47 transitions.
Iterating post reduction 0 with 47 rules applied. Total rules applied 47 place count 434 transition count 7265
Applied a total of 47 rules in 496 ms. Remains 434 /434 variables (removed 0) and now considering 7265/7312 (removed 47) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 498 ms. Remains : 434/434 places, 7265/7312 transitions.
Incomplete random walk after 10002 steps, including 88 resets, run finished after 341 ms. (steps per millisecond=29 ) properties (out of 50) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 43) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 42) seen :0
Running SMT prover for 42 properties.
[2023-03-09 18:33:00] [INFO ] Flow matrix only has 4924 transitions (discarded 2341 similar events)
// Phase 1: matrix 4924 rows 434 cols
[2023-03-09 18:33:00] [INFO ] Computed 2 place invariants in 70 ms
[2023-03-09 18:33:00] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:33:00] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 18:33:01] [INFO ] After 681ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:42
[2023-03-09 18:33:01] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:33:01] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 18:33:26] [INFO ] After 24247ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :33
[2023-03-09 18:33:26] [INFO ] State equation strengthened by 400 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-09 18:33:26] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-09 18:33:26] [INFO ] After 25043ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:42
Fused 42 Parikh solutions to 18 different solutions.
Parikh walk visited 0 properties in 886 ms.
Support contains 79 out of 434 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 434/434 places, 7265/7265 transitions.
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 434 transition count 7261
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 5 place count 433 transition count 7133
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 433 transition count 7133
Applied a total of 6 rules in 513 ms. Remains 433 /434 variables (removed 1) and now considering 7133/7265 (removed 132) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 513 ms. Remains : 433/434 places, 7133/7265 transitions.
Incomplete random walk after 10000 steps, including 97 resets, run finished after 318 ms. (steps per millisecond=31 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 32) seen :0
Interrupted probabilistic random walk after 65161 steps, run timeout after 3001 ms. (steps per millisecond=21 ) properties seen :{}
Probabilistic random walk after 65161 steps, saw 50956 distinct states, run finished after 3003 ms. (steps per millisecond=21 ) properties seen :0
Running SMT prover for 32 properties.
[2023-03-09 18:33:31] [INFO ] Flow matrix only has 4792 transitions (discarded 2341 similar events)
// Phase 1: matrix 4792 rows 433 cols
[2023-03-09 18:33:31] [INFO ] Computed 2 place invariants in 40 ms
[2023-03-09 18:33:31] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:33:31] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 18:33:46] [INFO ] After 14779ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:32
[2023-03-09 18:33:46] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 18:33:46] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-09 18:34:11] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-09 18:34:11] [INFO ] After 25023ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:32
Fused 32 Parikh solutions to 19 different solutions.
Parikh walk visited 0 properties in 1083 ms.
Support contains 74 out of 433 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 433/433 places, 7133/7133 transitions.
Applied a total of 0 rules in 220 ms. Remains 433 /433 variables (removed 0) and now considering 7133/7133 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 220 ms. Remains : 433/433 places, 7133/7133 transitions.
Successfully simplified 10 atomic propositions for a total of 15 simplifications.
[2023-03-09 18:34:12] [INFO ] Flatten gal took : 239 ms
[2023-03-09 18:34:13] [INFO ] Flatten gal took : 265 ms
[2023-03-09 18:34:13] [INFO ] Input system was already deterministic with 7312 transitions.
Support contains 106 out of 434 places (down from 120) after GAL structural reductions.
FORMULA DoubleLock-PT-p1s3-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 10 stabilizing places and 2144 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 902 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 905 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:14] [INFO ] Flatten gal took : 186 ms
[2023-03-09 18:34:15] [INFO ] Flatten gal took : 210 ms
[2023-03-09 18:34:15] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 54 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:15] [INFO ] Flatten gal took : 183 ms
[2023-03-09 18:34:15] [INFO ] Flatten gal took : 210 ms
[2023-03-09 18:34:16] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 44 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 44 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:16] [INFO ] Flatten gal took : 167 ms
[2023-03-09 18:34:16] [INFO ] Flatten gal took : 196 ms
[2023-03-09 18:34:17] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 275 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 275 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:17] [INFO ] Flatten gal took : 169 ms
[2023-03-09 18:34:17] [INFO ] Flatten gal took : 196 ms
[2023-03-09 18:34:18] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 49 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:18] [INFO ] Flatten gal took : 186 ms
[2023-03-09 18:34:18] [INFO ] Flatten gal took : 218 ms
[2023-03-09 18:34:19] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 252 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 252 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:19] [INFO ] Flatten gal took : 165 ms
[2023-03-09 18:34:19] [INFO ] Flatten gal took : 196 ms
[2023-03-09 18:34:20] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Applied a total of 0 rules in 223 ms. Remains 434 /434 variables (removed 0) and now considering 7312/7312 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 224 ms. Remains : 434/434 places, 7312/7312 transitions.
[2023-03-09 18:34:20] [INFO ] Flatten gal took : 167 ms
[2023-03-09 18:34:20] [INFO ] Flatten gal took : 196 ms
[2023-03-09 18:34:21] [INFO ] Input system was already deterministic with 7312 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 42 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:21] [INFO ] Flatten gal took : 163 ms
[2023-03-09 18:34:21] [INFO ] Flatten gal took : 194 ms
[2023-03-09 18:34:22] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 40 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:22] [INFO ] Flatten gal took : 164 ms
[2023-03-09 18:34:22] [INFO ] Flatten gal took : 195 ms
[2023-03-09 18:34:22] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 41 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:23] [INFO ] Flatten gal took : 164 ms
[2023-03-09 18:34:23] [INFO ] Flatten gal took : 195 ms
[2023-03-09 18:34:23] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 41 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:23] [INFO ] Flatten gal took : 165 ms
[2023-03-09 18:34:24] [INFO ] Flatten gal took : 195 ms
[2023-03-09 18:34:24] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 40 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:24] [INFO ] Flatten gal took : 168 ms
[2023-03-09 18:34:24] [INFO ] Flatten gal took : 186 ms
[2023-03-09 18:34:25] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 42 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:25] [INFO ] Flatten gal took : 165 ms
[2023-03-09 18:34:25] [INFO ] Flatten gal took : 195 ms
[2023-03-09 18:34:26] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 434/434 places, 7312/7312 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 433 transition count 7184
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 433 transition count 7184
Applied a total of 2 rules in 42 ms. Remains 433 /434 variables (removed 1) and now considering 7184/7312 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 433/434 places, 7184/7312 transitions.
[2023-03-09 18:34:26] [INFO ] Flatten gal took : 165 ms
[2023-03-09 18:34:26] [INFO ] Flatten gal took : 194 ms
[2023-03-09 18:34:26] [INFO ] Input system was already deterministic with 7184 transitions.
[2023-03-09 18:34:27] [INFO ] Flatten gal took : 188 ms
[2023-03-09 18:34:27] [INFO ] Flatten gal took : 199 ms
[2023-03-09 18:34:27] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-09 18:34:27] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 434 places, 7312 transitions and 29120 arcs took 45 ms.
Total runtime 126739 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DoubleLock-PT-p1s3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/360
CTLFireability
FORMULA DoubleLock-PT-p1s3-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678388073930
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/360/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/360/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/360/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s3-CTLFireability-03
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 47 (type FNDP) for 39 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 48 (type EQUN) for 39 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SRCH) for 39 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 47 (type FNDP) for DoubleLock-PT-p1s3-CTLFireability-15
lola: result : true
lola: fired transitions : 123
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 48 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-15 (obsolete)
lola: CANCELED task # 50 (type SRCH) for DoubleLock-PT-p1s3-CTLFireability-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/360/CTLFireability-48.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/275 2/32 DoubleLock-PT-p1s3-CTLFireability-03 187321 m, 37464 m/sec, 196685 t fired, .
Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/275 3/32 DoubleLock-PT-p1s3-CTLFireability-03 439700 m, 50475 m/sec, 461684 t fired, .
Time elapsed: 25 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/275 5/32 DoubleLock-PT-p1s3-CTLFireability-03 692213 m, 50502 m/sec, 726822 t fired, .
Time elapsed: 30 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/275 7/32 DoubleLock-PT-p1s3-CTLFireability-03 943420 m, 50241 m/sec, 990589 t fired, .
Time elapsed: 35 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/275 8/32 DoubleLock-PT-p1s3-CTLFireability-03 1194834 m, 50282 m/sec, 1254573 t fired, .
Time elapsed: 40 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/275 10/32 DoubleLock-PT-p1s3-CTLFireability-03 1445893 m, 50211 m/sec, 1518186 t fired, .
Time elapsed: 45 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/275 11/32 DoubleLock-PT-p1s3-CTLFireability-03 1697004 m, 50222 m/sec, 1781853 t fired, .
Time elapsed: 50 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/275 13/32 DoubleLock-PT-p1s3-CTLFireability-03 1947102 m, 50019 m/sec, 2044455 t fired, .
Time elapsed: 55 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/275 15/32 DoubleLock-PT-p1s3-CTLFireability-03 2197635 m, 50106 m/sec, 2307516 t fired, .
Time elapsed: 60 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/275 16/32 DoubleLock-PT-p1s3-CTLFireability-03 2448061 m, 50085 m/sec, 2570462 t fired, .
Time elapsed: 65 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/275 18/32 DoubleLock-PT-p1s3-CTLFireability-03 2698348 m, 50057 m/sec, 2833263 t fired, .
Time elapsed: 70 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/275 19/32 DoubleLock-PT-p1s3-CTLFireability-03 2953896 m, 51109 m/sec, 3101590 t fired, .
Time elapsed: 75 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/275 21/32 DoubleLock-PT-p1s3-CTLFireability-03 3215077 m, 52236 m/sec, 3375829 t fired, .
Time elapsed: 80 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 69/275 23/32 DoubleLock-PT-p1s3-CTLFireability-03 3476570 m, 52298 m/sec, 3650396 t fired, .
Time elapsed: 85 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 74/275 24/32 DoubleLock-PT-p1s3-CTLFireability-03 3738078 m, 52301 m/sec, 3924980 t fired, .
Time elapsed: 90 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 79/275 26/32 DoubleLock-PT-p1s3-CTLFireability-03 3999738 m, 52332 m/sec, 4199723 t fired, .
Time elapsed: 95 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 84/275 28/32 DoubleLock-PT-p1s3-CTLFireability-03 4260813 m, 52215 m/sec, 4473852 t fired, .
Time elapsed: 100 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 89/275 29/32 DoubleLock-PT-p1s3-CTLFireability-03 4522592 m, 52355 m/sec, 4748720 t fired, .
Time elapsed: 105 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 94/275 31/32 DoubleLock-PT-p1s3-CTLFireability-03 4783421 m, 52165 m/sec, 5022591 t fired, .
Time elapsed: 110 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 DoubleLock-PT-p1s3-CTLFireability-14
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/290 1/32 DoubleLock-PT-p1s3-CTLFireability-14 115251 m, 23050 m/sec, 347160 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/290 2/32 DoubleLock-PT-p1s3-CTLFireability-14 230131 m, 22976 m/sec, 693259 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/290 3/32 DoubleLock-PT-p1s3-CTLFireability-14 344864 m, 22946 m/sec, 1038879 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/290 3/32 DoubleLock-PT-p1s3-CTLFireability-14 459251 m, 22877 m/sec, 1383461 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/290 4/32 DoubleLock-PT-p1s3-CTLFireability-14 573554 m, 22860 m/sec, 1727816 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/290 5/32 DoubleLock-PT-p1s3-CTLFireability-14 687970 m, 22883 m/sec, 2072508 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/290 6/32 DoubleLock-PT-p1s3-CTLFireability-14 802310 m, 22868 m/sec, 2416924 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/290 6/32 DoubleLock-PT-p1s3-CTLFireability-14 916473 m, 22832 m/sec, 2760836 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/290 7/32 DoubleLock-PT-p1s3-CTLFireability-14 1030237 m, 22752 m/sec, 3103582 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/290 8/32 DoubleLock-PT-p1s3-CTLFireability-14 1144276 m, 22807 m/sec, 3447128 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/290 9/32 DoubleLock-PT-p1s3-CTLFireability-14 1258080 m, 22760 m/sec, 3789952 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/290 9/32 DoubleLock-PT-p1s3-CTLFireability-14 1371919 m, 22767 m/sec, 4132900 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/290 10/32 DoubleLock-PT-p1s3-CTLFireability-14 1485793 m, 22774 m/sec, 4475944 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/290 11/32 DoubleLock-PT-p1s3-CTLFireability-14 1599529 m, 22747 m/sec, 4818549 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/290 11/32 DoubleLock-PT-p1s3-CTLFireability-14 1713234 m, 22741 m/sec, 5161082 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/290 12/32 DoubleLock-PT-p1s3-CTLFireability-14 1826873 m, 22727 m/sec, 5503409 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/290 13/32 DoubleLock-PT-p1s3-CTLFireability-14 1940192 m, 22663 m/sec, 5844786 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/290 14/32 DoubleLock-PT-p1s3-CTLFireability-14 2053728 m, 22707 m/sec, 6186829 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/290 14/32 DoubleLock-PT-p1s3-CTLFireability-14 2167329 m, 22720 m/sec, 6529071 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/290 15/32 DoubleLock-PT-p1s3-CTLFireability-14 2280875 m, 22709 m/sec, 6871123 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/290 16/32 DoubleLock-PT-p1s3-CTLFireability-14 2394209 m, 22666 m/sec, 7212527 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/290 16/32 DoubleLock-PT-p1s3-CTLFireability-14 2507690 m, 22696 m/sec, 7554407 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/290 17/32 DoubleLock-PT-p1s3-CTLFireability-14 2621171 m, 22696 m/sec, 7896269 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/290 18/32 DoubleLock-PT-p1s3-CTLFireability-14 2734855 m, 22736 m/sec, 8238740 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/290 19/32 DoubleLock-PT-p1s3-CTLFireability-14 2848292 m, 22687 m/sec, 8580475 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/290 19/32 DoubleLock-PT-p1s3-CTLFireability-14 2961753 m, 22692 m/sec, 8922264 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/290 20/32 DoubleLock-PT-p1s3-CTLFireability-14 3075199 m, 22689 m/sec, 9264026 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/290 21/32 DoubleLock-PT-p1s3-CTLFireability-14 3188691 m, 22698 m/sec, 9605903 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/290 22/32 DoubleLock-PT-p1s3-CTLFireability-14 3301913 m, 22644 m/sec, 9947011 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/290 22/32 DoubleLock-PT-p1s3-CTLFireability-14 3414635 m, 22544 m/sec, 10286581 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 155/290 23/32 DoubleLock-PT-p1s3-CTLFireability-14 3528086 m, 22690 m/sec, 10628339 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 160/290 24/32 DoubleLock-PT-p1s3-CTLFireability-14 3641346 m, 22652 m/sec, 10969527 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 165/290 24/32 DoubleLock-PT-p1s3-CTLFireability-14 3755154 m, 22761 m/sec, 11312356 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 170/290 25/32 DoubleLock-PT-p1s3-CTLFireability-14 3868791 m, 22727 m/sec, 11654690 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 175/290 26/32 DoubleLock-PT-p1s3-CTLFireability-14 3982132 m, 22668 m/sec, 11996173 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 180/290 27/32 DoubleLock-PT-p1s3-CTLFireability-14 4095480 m, 22669 m/sec, 12337623 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 185/290 27/32 DoubleLock-PT-p1s3-CTLFireability-14 4208570 m, 22618 m/sec, 12678294 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 190/290 28/32 DoubleLock-PT-p1s3-CTLFireability-14 4321675 m, 22621 m/sec, 13019001 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 195/290 29/32 DoubleLock-PT-p1s3-CTLFireability-14 4434834 m, 22631 m/sec, 13359904 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 200/290 29/32 DoubleLock-PT-p1s3-CTLFireability-14 4547880 m, 22609 m/sec, 13700477 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 205/290 30/32 DoubleLock-PT-p1s3-CTLFireability-14 4660837 m, 22591 m/sec, 14040767 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 210/290 31/32 DoubleLock-PT-p1s3-CTLFireability-14 4773822 m, 22597 m/sec, 14381120 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 215/290 32/32 DoubleLock-PT-p1s3-CTLFireability-14 4887079 m, 22651 m/sec, 14722316 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 220/290 32/32 DoubleLock-PT-p1s3-CTLFireability-14 4999649 m, 22514 m/sec, 15061438 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 37 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 34 (type EXCL) for 33 DoubleLock-PT-p1s3-CTLFireability-13
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-13
lola: result : false
lola: markings : 53
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DoubleLock-PT-p1s3-CTLFireability-12
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-12
lola: result : false
lola: markings : 69
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DoubleLock-PT-p1s3-CTLFireability-11
lola: time limit : 362 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-11
lola: result : false
lola: markings : 35
lola: fired transitions : 69
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DoubleLock-PT-p1s3-CTLFireability-10
lola: time limit : 407 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/407 2/32 DoubleLock-PT-p1s3-CTLFireability-10 158339 m, 31667 m/sec, 476992 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/407 3/32 DoubleLock-PT-p1s3-CTLFireability-10 320914 m, 32515 m/sec, 966752 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/407 4/32 DoubleLock-PT-p1s3-CTLFireability-10 478554 m, 31528 m/sec, 1441642 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/407 5/32 DoubleLock-PT-p1s3-CTLFireability-10 639682 m, 32225 m/sec, 1927038 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/407 6/32 DoubleLock-PT-p1s3-CTLFireability-10 802485 m, 32560 m/sec, 2417482 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/407 7/32 DoubleLock-PT-p1s3-CTLFireability-10 965811 m, 32665 m/sec, 2909503 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/407 8/32 DoubleLock-PT-p1s3-CTLFireability-10 1129754 m, 32788 m/sec, 3403382 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/407 9/32 DoubleLock-PT-p1s3-CTLFireability-10 1291038 m, 32256 m/sec, 3889250 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/407 10/32 DoubleLock-PT-p1s3-CTLFireability-10 1451987 m, 32189 m/sec, 4374106 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/407 11/32 DoubleLock-PT-p1s3-CTLFireability-10 1612851 m, 32172 m/sec, 4858712 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/407 12/32 DoubleLock-PT-p1s3-CTLFireability-10 1773516 m, 32133 m/sec, 5342714 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/407 13/32 DoubleLock-PT-p1s3-CTLFireability-10 1934108 m, 32118 m/sec, 5826497 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/407 14/32 DoubleLock-PT-p1s3-CTLFireability-10 2094470 m, 32072 m/sec, 6309589 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/407 15/32 DoubleLock-PT-p1s3-CTLFireability-10 2254927 m, 32091 m/sec, 6792967 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/407 16/32 DoubleLock-PT-p1s3-CTLFireability-10 2415028 m, 32020 m/sec, 7275267 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/407 17/32 DoubleLock-PT-p1s3-CTLFireability-10 2574967 m, 31987 m/sec, 7757086 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 85/407 18/32 DoubleLock-PT-p1s3-CTLFireability-10 2735000 m, 32006 m/sec, 8239183 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 90/407 19/32 DoubleLock-PT-p1s3-CTLFireability-10 2894761 m, 31952 m/sec, 8720464 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 95/407 20/32 DoubleLock-PT-p1s3-CTLFireability-10 3054700 m, 31987 m/sec, 9202281 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 100/407 21/32 DoubleLock-PT-p1s3-CTLFireability-10 3214594 m, 31978 m/sec, 9683963 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 105/407 22/32 DoubleLock-PT-p1s3-CTLFireability-10 3374410 m, 31963 m/sec, 10165407 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 110/407 23/32 DoubleLock-PT-p1s3-CTLFireability-10 3534096 m, 31937 m/sec, 10646463 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 115/407 24/32 DoubleLock-PT-p1s3-CTLFireability-10 3693789 m, 31938 m/sec, 11127537 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 120/407 25/32 DoubleLock-PT-p1s3-CTLFireability-10 3853645 m, 31971 m/sec, 11609103 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 125/407 26/32 DoubleLock-PT-p1s3-CTLFireability-10 4013360 m, 31943 m/sec, 12090244 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 130/407 27/32 DoubleLock-PT-p1s3-CTLFireability-10 4172827 m, 31893 m/sec, 12570638 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 135/407 28/32 DoubleLock-PT-p1s3-CTLFireability-10 4332478 m, 31930 m/sec, 13051586 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 140/407 29/32 DoubleLock-PT-p1s3-CTLFireability-10 4492120 m, 31928 m/sec, 13532509 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 145/407 30/32 DoubleLock-PT-p1s3-CTLFireability-10 4651503 m, 31876 m/sec, 14012648 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 150/407 31/32 DoubleLock-PT-p1s3-CTLFireability-10 4805636 m, 30826 m/sec, 14476978 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 155/407 32/32 DoubleLock-PT-p1s3-CTLFireability-10 4957172 m, 30307 m/sec, 14933479 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleLock-PT-p1s3-CTLFireability-06
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-06
lola: result : true
lola: markings : 111
lola: fired transitions : 146
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DoubleLock-PT-p1s3-CTLFireability-02
lola: time limit : 516 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/516 3/32 DoubleLock-PT-p1s3-CTLFireability-02 364406 m, 72881 m/sec, 382624 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/516 5/32 DoubleLock-PT-p1s3-CTLFireability-02 727265 m, 72571 m/sec, 763627 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/516 7/32 DoubleLock-PT-p1s3-CTLFireability-02 1089147 m, 72376 m/sec, 1143602 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/516 10/32 DoubleLock-PT-p1s3-CTLFireability-02 1451653 m, 72501 m/sec, 1524234 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/516 12/32 DoubleLock-PT-p1s3-CTLFireability-02 1806578 m, 70985 m/sec, 1896905 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/516 14/32 DoubleLock-PT-p1s3-CTLFireability-02 2157737 m, 70231 m/sec, 2265622 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/516 16/32 DoubleLock-PT-p1s3-CTLFireability-02 2508246 m, 70101 m/sec, 2633656 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/516 19/32 DoubleLock-PT-p1s3-CTLFireability-02 2858279 m, 70006 m/sec, 3001191 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/516 21/32 DoubleLock-PT-p1s3-CTLFireability-02 3208302 m, 70004 m/sec, 3368715 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/516 23/32 DoubleLock-PT-p1s3-CTLFireability-02 3558215 m, 69982 m/sec, 3736124 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/516 25/32 DoubleLock-PT-p1s3-CTLFireability-02 3908298 m, 70016 m/sec, 4103711 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/516 28/32 DoubleLock-PT-p1s3-CTLFireability-02 4257954 m, 69931 m/sec, 4470849 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/516 30/32 DoubleLock-PT-p1s3-CTLFireability-02 4606899 m, 69789 m/sec, 4837242 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/516 32/32 DoubleLock-PT-p1s3-CTLFireability-02 4955817 m, 69783 m/sec, 5203606 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 46 (type EXCL) for 15 DoubleLock-PT-p1s3-CTLFireability-07
lola: time limit : 605 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-07
lola: result : true
lola: markings : 90
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DoubleLock-PT-p1s3-CTLFireability-09
lola: time limit : 756 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/756 2/32 DoubleLock-PT-p1s3-CTLFireability-09 237256 m, 47451 m/sec, 249118 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/756 4/32 DoubleLock-PT-p1s3-CTLFireability-09 488602 m, 50269 m/sec, 513032 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/756 5/32 DoubleLock-PT-p1s3-CTLFireability-09 739859 m, 50251 m/sec, 776851 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/756 7/32 DoubleLock-PT-p1s3-CTLFireability-09 989573 m, 49942 m/sec, 1039051 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/756 8/32 DoubleLock-PT-p1s3-CTLFireability-09 1236093 m, 49304 m/sec, 1297897 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/756 10/32 DoubleLock-PT-p1s3-CTLFireability-09 1482323 m, 49246 m/sec, 1556438 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/756 12/32 DoubleLock-PT-p1s3-CTLFireability-09 1728618 m, 49259 m/sec, 1815049 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/756 13/32 DoubleLock-PT-p1s3-CTLFireability-09 1974469 m, 49170 m/sec, 2073192 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/756 15/32 DoubleLock-PT-p1s3-CTLFireability-09 2220553 m, 49216 m/sec, 2331579 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/756 16/32 DoubleLock-PT-p1s3-CTLFireability-09 2466435 m, 49176 m/sec, 2589756 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/756 18/32 DoubleLock-PT-p1s3-CTLFireability-09 2712312 m, 49175 m/sec, 2847926 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/756 19/32 DoubleLock-PT-p1s3-CTLFireability-09 2957797 m, 49097 m/sec, 3105686 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/756 21/32 DoubleLock-PT-p1s3-CTLFireability-09 3203238 m, 49088 m/sec, 3363399 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/756 22/32 DoubleLock-PT-p1s3-CTLFireability-09 3448587 m, 49069 m/sec, 3621015 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/756 24/32 DoubleLock-PT-p1s3-CTLFireability-09 3694149 m, 49112 m/sec, 3878855 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/756 26/32 DoubleLock-PT-p1s3-CTLFireability-09 3939510 m, 49072 m/sec, 4136484 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/756 27/32 DoubleLock-PT-p1s3-CTLFireability-09 4184601 m, 49018 m/sec, 4393831 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/756 29/32 DoubleLock-PT-p1s3-CTLFireability-09 4429364 m, 48952 m/sec, 4650831 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/756 30/32 DoubleLock-PT-p1s3-CTLFireability-09 4674090 m, 48945 m/sec, 4907793 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/756 32/32 DoubleLock-PT-p1s3-CTLFireability-09 4918393 m, 48860 m/sec, 5164311 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 DoubleLock-PT-p1s3-CTLFireability-08
lola: time limit : 973 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/973 1/32 DoubleLock-PT-p1s3-CTLFireability-08 77891 m, 15578 m/sec, 312536 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/973 1/32 DoubleLock-PT-p1s3-CTLFireability-08 155490 m, 15519 m/sec, 623878 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/973 2/32 DoubleLock-PT-p1s3-CTLFireability-08 232994 m, 15500 m/sec, 934879 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/973 2/32 DoubleLock-PT-p1s3-CTLFireability-08 310594 m, 15520 m/sec, 1246246 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/973 3/32 DoubleLock-PT-p1s3-CTLFireability-08 388085 m, 15498 m/sec, 1557168 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/973 3/32 DoubleLock-PT-p1s3-CTLFireability-08 465154 m, 15413 m/sec, 1866363 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/973 4/32 DoubleLock-PT-p1s3-CTLFireability-08 542132 m, 15395 m/sec, 2175280 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/973 4/32 DoubleLock-PT-p1s3-CTLFireability-08 619276 m, 15428 m/sec, 2484799 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/973 5/32 DoubleLock-PT-p1s3-CTLFireability-08 696275 m, 15399 m/sec, 2793756 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/973 5/32 DoubleLock-PT-p1s3-CTLFireability-08 773652 m, 15475 m/sec, 3104243 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/973 6/32 DoubleLock-PT-p1s3-CTLFireability-08 851596 m, 15588 m/sec, 3416995 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/973 6/32 DoubleLock-PT-p1s3-CTLFireability-08 929504 m, 15581 m/sec, 3729602 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/973 7/32 DoubleLock-PT-p1s3-CTLFireability-08 1007315 m, 15562 m/sec, 4041783 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/973 7/32 DoubleLock-PT-p1s3-CTLFireability-08 1085196 m, 15576 m/sec, 4354312 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/973 8/32 DoubleLock-PT-p1s3-CTLFireability-08 1162491 m, 15459 m/sec, 4664483 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/973 8/32 DoubleLock-PT-p1s3-CTLFireability-08 1239451 m, 15392 m/sec, 4973261 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 85/973 9/32 DoubleLock-PT-p1s3-CTLFireability-08 1316435 m, 15396 m/sec, 5282141 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 90/973 9/32 DoubleLock-PT-p1s3-CTLFireability-08 1393395 m, 15392 m/sec, 5590944 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 95/973 10/32 DoubleLock-PT-p1s3-CTLFireability-08 1470949 m, 15510 m/sec, 5902135 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 100/973 10/32 DoubleLock-PT-p1s3-CTLFireability-08 1547879 m, 15386 m/sec, 6210854 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 105/973 11/32 DoubleLock-PT-p1s3-CTLFireability-08 1624799 m, 15384 m/sec, 6519491 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 110/973 11/32 DoubleLock-PT-p1s3-CTLFireability-08 1701851 m, 15410 m/sec, 6828640 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 115/973 12/32 DoubleLock-PT-p1s3-CTLFireability-08 1778772 m, 15384 m/sec, 7137292 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 120/973 12/32 DoubleLock-PT-p1s3-CTLFireability-08 1855660 m, 15377 m/sec, 7445808 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 125/973 13/32 DoubleLock-PT-p1s3-CTLFireability-08 1932391 m, 15346 m/sec, 7753665 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 130/973 13/32 DoubleLock-PT-p1s3-CTLFireability-08 2008954 m, 15312 m/sec, 8060899 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 135/973 14/32 DoubleLock-PT-p1s3-CTLFireability-08 2085492 m, 15307 m/sec, 8368036 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 140/973 14/32 DoubleLock-PT-p1s3-CTLFireability-08 2162093 m, 15320 m/sec, 8675393 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 145/973 15/32 DoubleLock-PT-p1s3-CTLFireability-08 2238594 m, 15300 m/sec, 8982302 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 150/973 15/32 DoubleLock-PT-p1s3-CTLFireability-08 2315074 m, 15296 m/sec, 9289199 t fired, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 155/973 16/32 DoubleLock-PT-p1s3-CTLFireability-08 2391457 m, 15276 m/sec, 9595706 t fired, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 160/973 16/32 DoubleLock-PT-p1s3-CTLFireability-08 2467892 m, 15287 m/sec, 9902383 t fired, .
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 165/973 17/32 DoubleLock-PT-p1s3-CTLFireability-08 2544290 m, 15279 m/sec, 10208923 t fired, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 170/973 17/32 DoubleLock-PT-p1s3-CTLFireability-08 2620595 m, 15261 m/sec, 10515133 t fired, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 175/973 18/32 DoubleLock-PT-p1s3-CTLFireability-08 2697131 m, 15307 m/sec, 10822197 t fired, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 180/973 18/32 DoubleLock-PT-p1s3-CTLFireability-08 2773578 m, 15289 m/sec, 11128960 t fired, .
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 185/973 19/32 DoubleLock-PT-p1s3-CTLFireability-08 2849931 m, 15270 m/sec, 11435326 t fired, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 190/973 19/32 DoubleLock-PT-p1s3-CTLFireability-08 2926274 m, 15268 m/sec, 11741630 t fired, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 195/973 20/32 DoubleLock-PT-p1s3-CTLFireability-08 3002837 m, 15312 m/sec, 12048880 t fired, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 200/973 20/32 DoubleLock-PT-p1s3-CTLFireability-08 3079456 m, 15323 m/sec, 12356305 t fired, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 205/973 21/32 DoubleLock-PT-p1s3-CTLFireability-08 3156605 m, 15429 m/sec, 12665850 t fired, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 210/973 21/32 DoubleLock-PT-p1s3-CTLFireability-08 3234234 m, 15525 m/sec, 12977303 t fired, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 215/973 22/32 DoubleLock-PT-p1s3-CTLFireability-08 3311906 m, 15534 m/sec, 13288984 t fired, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 220/973 22/32 DoubleLock-PT-p1s3-CTLFireability-08 3389445 m, 15507 m/sec, 13600116 t fired, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 225/973 23/32 DoubleLock-PT-p1s3-CTLFireability-08 3467115 m, 15534 m/sec, 13911733 t fired, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 230/973 23/32 DoubleLock-PT-p1s3-CTLFireability-08 3544282 m, 15433 m/sec, 14221413 t fired, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 235/973 24/32 DoubleLock-PT-p1s3-CTLFireability-08 3620994 m, 15342 m/sec, 14529227 t fired, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 240/973 24/32 DoubleLock-PT-p1s3-CTLFireability-08 3697676 m, 15336 m/sec, 14836856 t fired, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 245/973 25/32 DoubleLock-PT-p1s3-CTLFireability-08 3774370 m, 15338 m/sec, 15144645 t fired, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 250/973 25/32 DoubleLock-PT-p1s3-CTLFireability-08 3850771 m, 15280 m/sec, 15451171 t fired, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 255/973 26/32 DoubleLock-PT-p1s3-CTLFireability-08 3927554 m, 15356 m/sec, 15759283 t fired, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 260/973 26/32 DoubleLock-PT-p1s3-CTLFireability-08 4004785 m, 15446 m/sec, 16069157 t fired, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 265/973 26/32 DoubleLock-PT-p1s3-CTLFireability-08 4081051 m, 15253 m/sec, 16375201 t fired, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 270/973 27/32 DoubleLock-PT-p1s3-CTLFireability-08 4157250 m, 15239 m/sec, 16680924 t fired, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 275/973 27/32 DoubleLock-PT-p1s3-CTLFireability-08 4233444 m, 15238 m/sec, 16986664 t fired, .
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 280/973 28/32 DoubleLock-PT-p1s3-CTLFireability-08 4309730 m, 15257 m/sec, 17292751 t fired, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 285/973 28/32 DoubleLock-PT-p1s3-CTLFireability-08 4385954 m, 15244 m/sec, 17598573 t fired, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 290/973 29/32 DoubleLock-PT-p1s3-CTLFireability-08 4462156 m, 15240 m/sec, 17904337 t fired, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 295/973 29/32 DoubleLock-PT-p1s3-CTLFireability-08 4538554 m, 15279 m/sec, 18210925 t fired, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 300/973 30/32 DoubleLock-PT-p1s3-CTLFireability-08 4614530 m, 15195 m/sec, 18515764 t fired, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 305/973 30/32 DoubleLock-PT-p1s3-CTLFireability-08 4693474 m, 15788 m/sec, 18832543 t fired, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 310/973 31/32 DoubleLock-PT-p1s3-CTLFireability-08 4771092 m, 15523 m/sec, 19143958 t fired, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 315/973 31/32 DoubleLock-PT-p1s3-CTLFireability-08 4848755 m, 15532 m/sec, 19455613 t fired, .
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 320/973 32/32 DoubleLock-PT-p1s3-CTLFireability-08 4925097 m, 15268 m/sec, 19761933 t fired, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 325/973 32/32 DoubleLock-PT-p1s3-CTLFireability-08 5002201 m, 15420 m/sec, 20071316 t fired, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 19 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s3-CTLFireability-00
lola: time limit : 1295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1295 2/32 DoubleLock-PT-p1s3-CTLFireability-00 265080 m, 53016 m/sec, 278334 t fired, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1295 4/32 DoubleLock-PT-p1s3-CTLFireability-00 528681 m, 52720 m/sec, 555115 t fired, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1295 6/32 DoubleLock-PT-p1s3-CTLFireability-00 797322 m, 53728 m/sec, 837188 t fired, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1295 7/32 DoubleLock-PT-p1s3-CTLFireability-00 1064977 m, 53531 m/sec, 1118227 t fired, .
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1295 9/32 DoubleLock-PT-p1s3-CTLFireability-00 1333018 m, 53608 m/sec, 1399669 t fired, .
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1295 11/32 DoubleLock-PT-p1s3-CTLFireability-00 1593634 m, 52123 m/sec, 1673316 t fired, .
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1295 12/32 DoubleLock-PT-p1s3-CTLFireability-00 1853415 m, 51956 m/sec, 1946086 t fired, .
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1295 14/32 DoubleLock-PT-p1s3-CTLFireability-00 2115052 m, 52327 m/sec, 2220805 t fired, .
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1295 16/32 DoubleLock-PT-p1s3-CTLFireability-00 2378537 m, 52697 m/sec, 2497464 t fired, .
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1295 17/32 DoubleLock-PT-p1s3-CTLFireability-00 2642716 m, 52835 m/sec, 2774852 t fired, .
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1295 19/32 DoubleLock-PT-p1s3-CTLFireability-00 2906059 m, 52668 m/sec, 3051363 t fired, .
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/1295 21/32 DoubleLock-PT-p1s3-CTLFireability-00 3155445 m, 49877 m/sec, 3313217 t fired, .
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/1295 22/32 DoubleLock-PT-p1s3-CTLFireability-00 3405712 m, 50053 m/sec, 3575997 t fired, .
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/1295 24/32 DoubleLock-PT-p1s3-CTLFireability-00 3654050 m, 49667 m/sec, 3836753 t fired, .
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/1295 25/32 DoubleLock-PT-p1s3-CTLFireability-00 3902515 m, 49693 m/sec, 4097641 t fired, .
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/1295 27/32 DoubleLock-PT-p1s3-CTLFireability-00 4161278 m, 51752 m/sec, 4369342 t fired, .
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/1295 29/32 DoubleLock-PT-p1s3-CTLFireability-00 4423955 m, 52535 m/sec, 4645152 t fired, .
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/1295 30/32 DoubleLock-PT-p1s3-CTLFireability-00 4686225 m, 52454 m/sec, 4920536 t fired, .
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/1295 32/32 DoubleLock-PT-p1s3-CTLFireability-00 4948019 m, 52358 m/sec, 5195420 t fired, .
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 DoubleLock-PT-p1s3-CTLFireability-04
lola: time limit : 2490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/2490 2/32 DoubleLock-PT-p1s3-CTLFireability-04 273796 m, 54759 m/sec, 287485 t fired, .
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/2490 4/32 DoubleLock-PT-p1s3-CTLFireability-04 546324 m, 54505 m/sec, 573639 t fired, .
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/2490 6/32 DoubleLock-PT-p1s3-CTLFireability-04 817987 m, 54332 m/sec, 858885 t fired, .
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/2490 7/32 DoubleLock-PT-p1s3-CTLFireability-04 1089250 m, 54252 m/sec, 1143711 t fired, .
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/2490 9/32 DoubleLock-PT-p1s3-CTLFireability-04 1360626 m, 54275 m/sec, 1428656 t fired, .
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/2490 11/32 DoubleLock-PT-p1s3-CTLFireability-04 1630402 m, 53955 m/sec, 1711921 t fired, .
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/2490 13/32 DoubleLock-PT-p1s3-CTLFireability-04 1897715 m, 53462 m/sec, 1992599 t fired, .
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/2490 14/32 DoubleLock-PT-p1s3-CTLFireability-04 2163244 m, 53105 m/sec, 2271405 t fired, .
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/2490 16/32 DoubleLock-PT-p1s3-CTLFireability-04 2430454 m, 53442 m/sec, 2551976 t fired, .
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/2490 18/32 DoubleLock-PT-p1s3-CTLFireability-04 2695464 m, 53002 m/sec, 2830236 t fired, .
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/2490 19/32 DoubleLock-PT-p1s3-CTLFireability-04 2961344 m, 53176 m/sec, 3109410 t fired, .
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/2490 21/32 DoubleLock-PT-p1s3-CTLFireability-04 3225815 m, 52894 m/sec, 3387106 t fired, .
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/2490 23/32 DoubleLock-PT-p1s3-CTLFireability-04 3492105 m, 53258 m/sec, 3666709 t fired, .
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/2490 24/32 DoubleLock-PT-p1s3-CTLFireability-04 3757869 m, 53152 m/sec, 3945762 t fired, .
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/2490 26/32 DoubleLock-PT-p1s3-CTLFireability-04 4022841 m, 52994 m/sec, 4223982 t fired, .
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/2490 28/32 DoubleLock-PT-p1s3-CTLFireability-04 4288311 m, 53094 m/sec, 4502725 t fired, .
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/2490 30/32 DoubleLock-PT-p1s3-CTLFireability-04 4553603 m, 53058 m/sec, 4781282 t fired, .
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/2490 31/32 DoubleLock-PT-p1s3-CTLFireability-04 4818883 m, 53056 m/sec, 5059826 t fired, .
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-00: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-02: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-03: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-04: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-06: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-09: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-10: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-14: CTL unknown AGGR
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
Time elapsed: 1205 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DoubleLock-PT-p1s3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414600522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s3.tgz
mv DoubleLock-PT-p1s3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;