Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414600505.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DoubleLock-PT-p1s1, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414600505
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 5.5K Feb 25 14:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 25 14:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 14:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 25 14:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Feb 25 14:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 14:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 14:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 93K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-00
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-01
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-02
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-03
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-04
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-05
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-06
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-07
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-08
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-09
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-10
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-11
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-12
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-13
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-14
FORMULA_NAME DoubleLock-PT-p1s1-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678375432804

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p1s1
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 15:23:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 15:23:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 15:23:55] [INFO ] Load time of PNML (sax parser for PT used): 94 ms
[2023-03-09 15:23:55] [INFO ] Transformed 64 places.
[2023-03-09 15:23:55] [INFO ] Transformed 204 transitions.
[2023-03-09 15:23:55] [INFO ] Parsed PT model containing 64 places and 204 transitions and 828 arcs in 215 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 15 ms.
Deduced a syphon composed of 8 places in 2 ms
Reduce places removed 8 places and 8 transitions.
FORMULA DoubleLock-PT-p1s1-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 44 out of 56 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 56/56 places, 196/196 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 54 transition count 196
Applied a total of 2 rules in 20 ms. Remains 54 /56 variables (removed 2) and now considering 196/196 (removed 0) transitions.
[2023-03-09 15:23:55] [INFO ] Flow matrix only has 148 transitions (discarded 48 similar events)
// Phase 1: matrix 148 rows 54 cols
[2023-03-09 15:23:55] [INFO ] Computed 3 place invariants in 18 ms
[2023-03-09 15:23:56] [INFO ] Implicit Places using invariants in 233 ms returned []
[2023-03-09 15:23:56] [INFO ] Flow matrix only has 148 transitions (discarded 48 similar events)
[2023-03-09 15:23:56] [INFO ] Invariant cache hit.
[2023-03-09 15:23:56] [INFO ] State equation strengthened by 23 read => feed constraints.
[2023-03-09 15:23:56] [INFO ] Implicit Places using invariants and state equation in 205 ms returned []
Implicit Place search using SMT with State Equation took 478 ms to find 0 implicit places.
[2023-03-09 15:23:56] [INFO ] Flow matrix only has 148 transitions (discarded 48 similar events)
[2023-03-09 15:23:56] [INFO ] Invariant cache hit.
[2023-03-09 15:23:56] [INFO ] Dead Transitions using invariants and state equation in 230 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 54/56 places, 196/196 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 735 ms. Remains : 54/56 places, 196/196 transitions.
Support contains 44 out of 54 places after structural reductions.
[2023-03-09 15:23:56] [INFO ] Flatten gal took : 68 ms
[2023-03-09 15:23:56] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA DoubleLock-PT-p1s1-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 15:23:56] [INFO ] Flatten gal took : 28 ms
[2023-03-09 15:23:56] [INFO ] Input system was already deterministic with 196 transitions.
Support contains 36 out of 54 places (down from 44) after GAL structural reductions.
FORMULA DoubleLock-PT-p1s1-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 76 resets, run finished after 686 ms. (steps per millisecond=14 ) properties (out of 38) seen :11
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
[2023-03-09 15:23:57] [INFO ] Flow matrix only has 148 transitions (discarded 48 similar events)
[2023-03-09 15:23:57] [INFO ] Invariant cache hit.
[2023-03-09 15:23:58] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-09 15:23:58] [INFO ] After 151ms SMT Verify possible using all constraints in real domain returned unsat :7 sat :0 real:19
[2023-03-09 15:23:58] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-09 15:23:58] [INFO ] After 198ms SMT Verify possible using state equation in natural domain returned unsat :19 sat :7
[2023-03-09 15:23:58] [INFO ] State equation strengthened by 23 read => feed constraints.
[2023-03-09 15:23:58] [INFO ] After 60ms SMT Verify possible using 23 Read/Feed constraints in natural domain returned unsat :19 sat :7
[2023-03-09 15:23:58] [INFO ] After 191ms SMT Verify possible using trap constraints in natural domain returned unsat :19 sat :7
Attempting to minimize the solution found.
Minimization took 92 ms.
[2023-03-09 15:23:58] [INFO ] After 790ms SMT Verify possible using all constraints in natural domain returned unsat :19 sat :7
Fused 26 Parikh solutions to 7 different solutions.
Parikh walk visited 0 properties in 93 ms.
Support contains 5 out of 54 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 54/54 places, 196/196 transitions.
Graph (complete) has 347 edges and 54 vertex of which 53 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 53 transition count 192
Applied a total of 5 rules in 20 ms. Remains 53 /54 variables (removed 1) and now considering 192/196 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 53/54 places, 192/196 transitions.
Incomplete random walk after 10001 steps, including 2 resets, run finished after 212 ms. (steps per millisecond=47 ) properties (out of 7) seen :3
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 4) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-09 15:23:59] [INFO ] Flow matrix only has 144 transitions (discarded 48 similar events)
// Phase 1: matrix 144 rows 53 cols
[2023-03-09 15:23:59] [INFO ] Computed 3 place invariants in 4 ms
[2023-03-09 15:23:59] [INFO ] [Real]Absence check using 3 positive place invariants in 2 ms returned sat
[2023-03-09 15:23:59] [INFO ] After 35ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 15:23:59] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-09 15:23:59] [INFO ] After 58ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 15:23:59] [INFO ] State equation strengthened by 23 read => feed constraints.
[2023-03-09 15:23:59] [INFO ] After 15ms SMT Verify possible using 23 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-09 15:23:59] [INFO ] After 26ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-09 15:23:59] [INFO ] After 133ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 1 out of 53 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 53/53 places, 192/192 transitions.
Graph (complete) has 342 edges and 53 vertex of which 52 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 51 transition count 188
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 51 transition count 188
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 4 place count 50 transition count 184
Iterating global reduction 0 with 1 rules applied. Total rules applied 5 place count 50 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 6 place count 49 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 7 place count 49 transition count 180
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 8 place count 48 transition count 172
Iterating global reduction 0 with 1 rules applied. Total rules applied 9 place count 48 transition count 172
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 10 place count 47 transition count 164
Iterating global reduction 0 with 1 rules applied. Total rules applied 11 place count 47 transition count 164
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 12 place count 46 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 13 place count 46 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 14 place count 45 transition count 156
Iterating global reduction 0 with 1 rules applied. Total rules applied 15 place count 45 transition count 156
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 16 place count 44 transition count 152
Iterating global reduction 0 with 1 rules applied. Total rules applied 17 place count 44 transition count 152
Applied a total of 17 rules in 50 ms. Remains 44 /53 variables (removed 9) and now considering 152/192 (removed 40) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 50 ms. Remains : 44/53 places, 152/192 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Finished Best-First random walk after 2595 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=865 )
Successfully simplified 19 atomic propositions for a total of 13 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA DoubleLock-PT-p1s1-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p1s1-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p1s1-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 15:23:59] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 24 ms
FORMULA DoubleLock-PT-p1s1-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p1s1-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p1s1-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DoubleLock-PT-p1s1-CTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 16 ms
[2023-03-09 15:23:59] [INFO ] Input system was already deterministic with 196 transitions.
Support contains 8 out of 54 places (down from 11) after GAL structural reductions.
Computed a total of 4 stabilizing places and 24 stable transitions
Graph (complete) has 414 edges and 54 vertex of which 52 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.3 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Graph (complete) has 414 edges and 54 vertex of which 52 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 11 ms. Remains 52 /54 variables (removed 2) and now considering 196/196 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 52/54 places, 196/196 transitions.
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 14 ms
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 14 ms
[2023-03-09 15:23:59] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 52 transition count 196
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 51 transition count 192
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 51 transition count 192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 5 place count 50 transition count 188
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 50 transition count 188
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 7 place count 49 transition count 184
Iterating global reduction 1 with 1 rules applied. Total rules applied 8 place count 49 transition count 184
Applied a total of 8 rules in 9 ms. Remains 49 /54 variables (removed 5) and now considering 184/196 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 49/54 places, 184/196 transitions.
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 12 ms
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 13 ms
[2023-03-09 15:23:59] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Graph (complete) has 414 edges and 54 vertex of which 52 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 51 transition count 192
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 51 transition count 192
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 4 place count 50 transition count 188
Iterating global reduction 0 with 1 rules applied. Total rules applied 5 place count 50 transition count 188
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 6 place count 49 transition count 184
Iterating global reduction 0 with 1 rules applied. Total rules applied 7 place count 49 transition count 184
Applied a total of 7 rules in 18 ms. Remains 49 /54 variables (removed 5) and now considering 184/196 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 49/54 places, 184/196 transitions.
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 12 ms
[2023-03-09 15:23:59] [INFO ] Flatten gal took : 12 ms
[2023-03-09 15:23:59] [INFO ] Input system was already deterministic with 184 transitions.
Incomplete random walk after 10000 steps, including 69 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 14 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1495069 steps, run timeout after 3001 ms. (steps per millisecond=498 ) properties seen :{}
Probabilistic random walk after 1495069 steps, saw 1105162 distinct states, run finished after 3003 ms. (steps per millisecond=497 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-09 15:24:02] [INFO ] Flow matrix only has 139 transitions (discarded 45 similar events)
// Phase 1: matrix 139 rows 49 cols
[2023-03-09 15:24:02] [INFO ] Computed 2 place invariants in 9 ms
[2023-03-09 15:24:02] [INFO ] [Real]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 15:24:02] [INFO ] [Real]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-09 15:24:03] [INFO ] After 103ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 15:24:03] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-09 15:24:03] [INFO ] [Nat]Absence check using 1 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-09 15:24:03] [INFO ] After 50ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 15:24:03] [INFO ] State equation strengthened by 22 read => feed constraints.
[2023-03-09 15:24:03] [INFO ] After 15ms SMT Verify possible using 22 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-09 15:24:03] [INFO ] After 27ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-09 15:24:03] [INFO ] After 124ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 28 ms.
Support contains 1 out of 49 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 49/49 places, 184/184 transitions.
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 49 transition count 180
Applied a total of 4 rules in 9 ms. Remains 49 /49 variables (removed 0) and now considering 180/184 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10 ms. Remains : 49/49 places, 180/184 transitions.
Finished random walk after 55773 steps, including 0 resets, run visited all 1 properties in 123 ms. (steps per millisecond=453 )
FORMULA DoubleLock-PT-p1s1-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Graph (complete) has 414 edges and 54 vertex of which 52 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 0 output transitions
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 2 place count 51 transition count 192
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 51 transition count 192
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 4 place count 50 transition count 188
Iterating global reduction 0 with 1 rules applied. Total rules applied 5 place count 50 transition count 188
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 6 place count 49 transition count 184
Iterating global reduction 0 with 1 rules applied. Total rules applied 7 place count 49 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 8 place count 48 transition count 176
Iterating global reduction 0 with 1 rules applied. Total rules applied 9 place count 48 transition count 176
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 10 place count 47 transition count 168
Iterating global reduction 0 with 1 rules applied. Total rules applied 11 place count 47 transition count 168
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 12 place count 46 transition count 164
Iterating global reduction 0 with 1 rules applied. Total rules applied 13 place count 46 transition count 164
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 14 place count 45 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 15 place count 45 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 16 place count 44 transition count 156
Iterating global reduction 0 with 1 rules applied. Total rules applied 17 place count 44 transition count 156
Applied a total of 17 rules in 34 ms. Remains 44 /54 variables (removed 10) and now considering 156/196 (removed 40) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 44/54 places, 156/196 transitions.
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 9 ms
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 9 ms
[2023-03-09 15:24:03] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 52 transition count 196
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 51 transition count 192
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 51 transition count 192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 5 place count 50 transition count 188
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 50 transition count 188
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 7 place count 49 transition count 184
Iterating global reduction 1 with 1 rules applied. Total rules applied 8 place count 49 transition count 184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 9 place count 48 transition count 176
Iterating global reduction 1 with 1 rules applied. Total rules applied 10 place count 48 transition count 176
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 11 place count 47 transition count 168
Iterating global reduction 1 with 1 rules applied. Total rules applied 12 place count 47 transition count 168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 13 place count 46 transition count 164
Iterating global reduction 1 with 1 rules applied. Total rules applied 14 place count 46 transition count 164
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 15 place count 45 transition count 160
Iterating global reduction 1 with 1 rules applied. Total rules applied 16 place count 45 transition count 160
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 17 place count 44 transition count 156
Iterating global reduction 1 with 1 rules applied. Total rules applied 18 place count 44 transition count 156
Applied a total of 18 rules in 20 ms. Remains 44 /54 variables (removed 10) and now considering 156/196 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 44/54 places, 156/196 transitions.
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 9 ms
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 11 ms
[2023-03-09 15:24:03] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 54/54 places, 196/196 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 52 transition count 196
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 51 transition count 192
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 51 transition count 192
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 5 place count 50 transition count 188
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 50 transition count 188
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 7 place count 49 transition count 184
Iterating global reduction 1 with 1 rules applied. Total rules applied 8 place count 49 transition count 184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 9 place count 48 transition count 176
Iterating global reduction 1 with 1 rules applied. Total rules applied 10 place count 48 transition count 176
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 11 place count 47 transition count 168
Iterating global reduction 1 with 1 rules applied. Total rules applied 12 place count 47 transition count 168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 13 place count 46 transition count 164
Iterating global reduction 1 with 1 rules applied. Total rules applied 14 place count 46 transition count 164
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 15 place count 45 transition count 160
Iterating global reduction 1 with 1 rules applied. Total rules applied 16 place count 45 transition count 160
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 17 place count 44 transition count 156
Iterating global reduction 1 with 1 rules applied. Total rules applied 18 place count 44 transition count 156
Applied a total of 18 rules in 12 ms. Remains 44 /54 variables (removed 10) and now considering 156/196 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 44/54 places, 156/196 transitions.
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 9 ms
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 9 ms
[2023-03-09 15:24:03] [INFO ] Input system was already deterministic with 156 transitions.
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 11 ms
[2023-03-09 15:24:03] [INFO ] Flatten gal took : 10 ms
[2023-03-09 15:24:03] [INFO ] Export to MCC of 5 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-09 15:24:03] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 54 places, 196 transitions and 788 arcs took 4 ms.
Total runtime 8053 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DoubleLock-PT-p1s1
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374

FORMULA DoubleLock-PT-p1s1-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p1s1-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p1s1-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p1s1-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 14861776 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16106916 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 DoubleLock-PT-p1s1-CTLCardinality-07
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 DoubleLock-PT-p1s1-CTLCardinality-13
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for DoubleLock-PT-p1s1-CTLCardinality-13
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/900 4/32 DoubleLock-PT-p1s1-CTLCardinality-07 893737 m, 178747 m/sec, 1026137 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/900 8/32 DoubleLock-PT-p1s1-CTLCardinality-07 1786366 m, 178525 m/sec, 2051007 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/900 12/32 DoubleLock-PT-p1s1-CTLCardinality-07 2671443 m, 177015 m/sec, 3067207 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/900 15/32 DoubleLock-PT-p1s1-CTLCardinality-07 3548760 m, 175463 m/sec, 4074497 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/900 19/32 DoubleLock-PT-p1s1-CTLCardinality-07 4423007 m, 174849 m/sec, 5078263 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/900 23/32 DoubleLock-PT-p1s1-CTLCardinality-07 5289756 m, 173349 m/sec, 6073419 t fired, .

Time elapsed: 30 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/900 26/32 DoubleLock-PT-p1s1-CTLCardinality-07 6156937 m, 173436 m/sec, 7069070 t fired, .

Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/900 30/32 DoubleLock-PT-p1s1-CTLCardinality-07 7019814 m, 172575 m/sec, 8059782 t fired, .

Time elapsed: 40 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 4 (type EXCL) for DoubleLock-PT-p1s1-CTLCardinality-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s1-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleLock-PT-p1s1-CTLCardinality-15
lola: time limit : 1185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DoubleLock-PT-p1s1-CTLCardinality-15
lola: result : false
lola: markings : 27
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s1-CTLCardinality-10
lola: time limit : 1777 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DoubleLock-PT-p1s1-CTLCardinality-10
lola: result : true
lola: markings : 67
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s1-CTLCardinality-05
lola: time limit : 3555 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DoubleLock-PT-p1s1-CTLCardinality-05
lola: result : true
lola: markings : 27
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s1-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 5
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s1-CTLCardinality-05: CTL true CTL model checker
DoubleLock-PT-p1s1-CTLCardinality-07: CTL unknown AGGR
DoubleLock-PT-p1s1-CTLCardinality-10: EFEG true state space /EFEG
DoubleLock-PT-p1s1-CTLCardinality-13: INITIAL false preprocessing
DoubleLock-PT-p1s1-CTLCardinality-15: CTL false CTL model checker


Time elapsed: 3588 secs. Pages in use: 32