About the Execution of LoLa+red for DiscoveryGPU-PT-13b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1098.563 | 236487.00 | 246968.00 | 1327.70 | TF?TTTTTTTTTFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414300402.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DiscoveryGPU-PT-13b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414300402
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 5.9K Feb 25 13:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 25 13:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 13:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 25 13:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Feb 25 13:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 13:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 25 13:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 97K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-13b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678325998609
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-13b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 01:40:01] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 01:40:01] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 01:40:01] [INFO ] Load time of PNML (sax parser for PT used): 127 ms
[2023-03-09 01:40:01] [INFO ] Transformed 380 places.
[2023-03-09 01:40:01] [INFO ] Transformed 404 transitions.
[2023-03-09 01:40:01] [INFO ] Found NUPN structural information;
[2023-03-09 01:40:01] [INFO ] Parsed PT model containing 380 places and 404 transitions and 1056 arcs in 244 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
Support contains 105 out of 380 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 380/380 places, 404/404 transitions.
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 0 with 26 rules applied. Total rules applied 26 place count 354 transition count 404
Discarding 46 places :
Symmetric choice reduction at 1 with 46 rule applications. Total rules 72 place count 308 transition count 358
Iterating global reduction 1 with 46 rules applied. Total rules applied 118 place count 308 transition count 358
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 124 place count 302 transition count 352
Iterating global reduction 1 with 6 rules applied. Total rules applied 130 place count 302 transition count 352
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 135 place count 297 transition count 347
Iterating global reduction 1 with 5 rules applied. Total rules applied 140 place count 297 transition count 347
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 145 place count 292 transition count 342
Iterating global reduction 1 with 5 rules applied. Total rules applied 150 place count 292 transition count 342
Applied a total of 150 rules in 116 ms. Remains 292 /380 variables (removed 88) and now considering 342/404 (removed 62) transitions.
// Phase 1: matrix 342 rows 292 cols
[2023-03-09 01:40:01] [INFO ] Computed 2 place invariants in 44 ms
[2023-03-09 01:40:02] [INFO ] Implicit Places using invariants in 638 ms returned []
[2023-03-09 01:40:02] [INFO ] Invariant cache hit.
[2023-03-09 01:40:02] [INFO ] Implicit Places using invariants and state equation in 337 ms returned []
Implicit Place search using SMT with State Equation took 1018 ms to find 0 implicit places.
[2023-03-09 01:40:02] [INFO ] Invariant cache hit.
[2023-03-09 01:40:03] [INFO ] Dead Transitions using invariants and state equation in 265 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 292/380 places, 342/404 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1402 ms. Remains : 292/380 places, 342/404 transitions.
Support contains 105 out of 292 places after structural reductions.
[2023-03-09 01:40:03] [INFO ] Flatten gal took : 109 ms
[2023-03-09 01:40:03] [INFO ] Flatten gal took : 50 ms
[2023-03-09 01:40:03] [INFO ] Input system was already deterministic with 342 transitions.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 847 ms. (steps per millisecond=11 ) properties (out of 83) seen :77
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10000 steps, including 3 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-09 01:40:05] [INFO ] Invariant cache hit.
[2023-03-09 01:40:05] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-09 01:40:05] [INFO ] After 225ms SMT Verify possible using state equation in real domain returned unsat :1 sat :1 real:2
[2023-03-09 01:40:05] [INFO ] After 297ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-09 01:40:05] [INFO ] After 471ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-09 01:40:05] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-09 01:40:06] [INFO ] After 302ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :3
[2023-03-09 01:40:06] [INFO ] After 451ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :3
Attempting to minimize the solution found.
Minimization took 106 ms.
[2023-03-09 01:40:06] [INFO ] After 742ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :3
Fused 4 Parikh solutions to 3 different solutions.
Finished Parikh walk after 44 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=44 )
Parikh walk visited 3 properties in 11 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 27 ms
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 25 ms
[2023-03-09 01:40:06] [INFO ] Input system was already deterministic with 342 transitions.
Computed a total of 51 stabilizing places and 51 stable transitions
Graph (complete) has 562 edges and 292 vertex of which 283 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.10 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Graph (complete) has 562 edges and 292 vertex of which 283 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.3 ms
Discarding 9 places :
Also discarding 9 output transitions
Drop transitions removed 9 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 55 place count 282 transition count 278
Reduce places removed 54 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 55 rules applied. Total rules applied 110 place count 228 transition count 277
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 111 place count 227 transition count 277
Performed 35 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 35 Pre rules applied. Total rules applied 111 place count 227 transition count 242
Deduced a syphon composed of 35 places in 1 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 3 with 70 rules applied. Total rules applied 181 place count 192 transition count 242
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 194 place count 179 transition count 225
Iterating global reduction 3 with 13 rules applied. Total rules applied 207 place count 179 transition count 225
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 207 place count 179 transition count 224
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 209 place count 178 transition count 224
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 219 place count 168 transition count 214
Iterating global reduction 3 with 10 rules applied. Total rules applied 229 place count 168 transition count 214
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 235 place count 162 transition count 205
Iterating global reduction 3 with 6 rules applied. Total rules applied 241 place count 162 transition count 205
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 247 place count 156 transition count 196
Iterating global reduction 3 with 6 rules applied. Total rules applied 253 place count 156 transition count 196
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 256 place count 153 transition count 193
Iterating global reduction 3 with 3 rules applied. Total rules applied 259 place count 153 transition count 193
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 305 place count 130 transition count 170
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 307 place count 128 transition count 167
Iterating global reduction 3 with 2 rules applied. Total rules applied 309 place count 128 transition count 167
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 311 place count 126 transition count 164
Iterating global reduction 3 with 2 rules applied. Total rules applied 313 place count 126 transition count 164
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 314 place count 125 transition count 163
Iterating global reduction 3 with 1 rules applied. Total rules applied 315 place count 125 transition count 163
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 317 place count 123 transition count 161
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 147 edges and 121 vertex of which 117 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 128 edges and 117 vertex of which 52 / 117 are part of one of the 26 SCC in 3 ms
Free SCC test removed 26 places
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 3 with 41 rules applied. Total rules applied 358 place count 91 transition count 119
Reduce places removed 37 places and 0 transitions.
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 64 rules applied. Total rules applied 422 place count 54 transition count 92
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 423 place count 53 transition count 92
Discarding 12 places :
Symmetric choice reduction at 6 with 12 rule applications. Total rules 435 place count 41 transition count 68
Iterating global reduction 6 with 12 rules applied. Total rules applied 447 place count 41 transition count 68
Discarding 11 places :
Symmetric choice reduction at 6 with 11 rule applications. Total rules 458 place count 30 transition count 46
Iterating global reduction 6 with 11 rules applied. Total rules applied 469 place count 30 transition count 46
Discarding 11 places :
Symmetric choice reduction at 6 with 11 rule applications. Total rules 480 place count 19 transition count 24
Iterating global reduction 6 with 11 rules applied. Total rules applied 491 place count 19 transition count 24
Discarding 11 places :
Symmetric choice reduction at 6 with 11 rule applications. Total rules 502 place count 8 transition count 13
Iterating global reduction 6 with 11 rules applied. Total rules applied 513 place count 8 transition count 13
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 515 place count 8 transition count 11
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 1 rules applied. Total rules applied 516 place count 8 transition count 10
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 517 place count 7 transition count 10
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 519 place count 5 transition count 8
Applied a total of 519 rules in 131 ms. Remains 5 /292 variables (removed 287) and now considering 8/342 (removed 334) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 131 ms. Remains : 5/292 places, 8/342 transitions.
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 1 ms
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 0 ms
[2023-03-09 01:40:06] [INFO ] Input system was already deterministic with 8 transitions.
Finished random walk after 15 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=15 )
FORMULA DiscoveryGPU-PT-13b-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 264 transition count 311
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 264 transition count 311
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 68 place count 252 transition count 297
Iterating global reduction 0 with 12 rules applied. Total rules applied 80 place count 252 transition count 297
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 91 place count 241 transition count 286
Iterating global reduction 0 with 11 rules applied. Total rules applied 102 place count 241 transition count 286
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 110 place count 233 transition count 276
Iterating global reduction 0 with 8 rules applied. Total rules applied 118 place count 233 transition count 276
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 124 place count 227 transition count 266
Iterating global reduction 0 with 6 rules applied. Total rules applied 130 place count 227 transition count 266
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 136 place count 221 transition count 260
Iterating global reduction 0 with 6 rules applied. Total rules applied 142 place count 221 transition count 260
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 146 place count 217 transition count 256
Iterating global reduction 0 with 4 rules applied. Total rules applied 150 place count 217 transition count 256
Applied a total of 150 rules in 41 ms. Remains 217 /292 variables (removed 75) and now considering 256/342 (removed 86) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 217/292 places, 256/342 transitions.
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 15 ms
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 17 ms
[2023-03-09 01:40:06] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Graph (complete) has 562 edges and 292 vertex of which 283 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.2 ms
Discarding 9 places :
Also discarding 9 output transitions
Drop transitions removed 9 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 49 place count 282 transition count 284
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 97 place count 234 transition count 284
Performed 35 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 35 Pre rules applied. Total rules applied 97 place count 234 transition count 249
Deduced a syphon composed of 35 places in 0 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 2 with 70 rules applied. Total rules applied 167 place count 199 transition count 249
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 179 place count 187 transition count 233
Iterating global reduction 2 with 12 rules applied. Total rules applied 191 place count 187 transition count 233
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 201 place count 177 transition count 223
Iterating global reduction 2 with 10 rules applied. Total rules applied 211 place count 177 transition count 223
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 216 place count 172 transition count 216
Iterating global reduction 2 with 5 rules applied. Total rules applied 221 place count 172 transition count 216
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 226 place count 167 transition count 208
Iterating global reduction 2 with 5 rules applied. Total rules applied 231 place count 167 transition count 208
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 234 place count 164 transition count 205
Iterating global reduction 2 with 3 rules applied. Total rules applied 237 place count 164 transition count 205
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 2 with 44 rules applied. Total rules applied 281 place count 142 transition count 183
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 283 place count 140 transition count 180
Iterating global reduction 2 with 2 rules applied. Total rules applied 285 place count 140 transition count 180
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 287 place count 138 transition count 177
Iterating global reduction 2 with 2 rules applied. Total rules applied 289 place count 138 transition count 177
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 290 place count 137 transition count 176
Iterating global reduction 2 with 1 rules applied. Total rules applied 291 place count 137 transition count 176
Partial Post-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 2 with 4 rules applied. Total rules applied 295 place count 137 transition count 176
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 297 place count 135 transition count 174
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 2 with 12 rules applied. Total rules applied 309 place count 134 transition count 163
Reduce places removed 11 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 12 rules applied. Total rules applied 321 place count 123 transition count 162
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 322 place count 122 transition count 162
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 322 place count 122 transition count 160
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 326 place count 120 transition count 160
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 328 place count 119 transition count 159
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 330 place count 119 transition count 157
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 332 place count 118 transition count 156
Applied a total of 332 rules in 139 ms. Remains 118 /292 variables (removed 174) and now considering 156/342 (removed 186) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 139 ms. Remains : 118/292 places, 156/342 transitions.
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:06] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 263 transition count 310
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 263 transition count 310
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 70 place count 251 transition count 296
Iterating global reduction 0 with 12 rules applied. Total rules applied 82 place count 251 transition count 296
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 92 place count 241 transition count 286
Iterating global reduction 0 with 10 rules applied. Total rules applied 102 place count 241 transition count 286
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 110 place count 233 transition count 275
Iterating global reduction 0 with 8 rules applied. Total rules applied 118 place count 233 transition count 275
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 124 place count 227 transition count 266
Iterating global reduction 0 with 6 rules applied. Total rules applied 130 place count 227 transition count 266
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 136 place count 221 transition count 260
Iterating global reduction 0 with 6 rules applied. Total rules applied 142 place count 221 transition count 260
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 145 place count 218 transition count 257
Iterating global reduction 0 with 3 rules applied. Total rules applied 148 place count 218 transition count 257
Applied a total of 148 rules in 59 ms. Remains 218 /292 variables (removed 74) and now considering 257/342 (removed 85) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60 ms. Remains : 218/292 places, 257/342 transitions.
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 13 ms
[2023-03-09 01:40:06] [INFO ] Flatten gal took : 14 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 257 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 267 transition count 315
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 267 transition count 315
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 61 place count 256 transition count 303
Iterating global reduction 0 with 11 rules applied. Total rules applied 72 place count 256 transition count 303
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 82 place count 246 transition count 293
Iterating global reduction 0 with 10 rules applied. Total rules applied 92 place count 246 transition count 293
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 99 place count 239 transition count 284
Iterating global reduction 0 with 7 rules applied. Total rules applied 106 place count 239 transition count 284
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 112 place count 233 transition count 274
Iterating global reduction 0 with 6 rules applied. Total rules applied 118 place count 233 transition count 274
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 124 place count 227 transition count 268
Iterating global reduction 0 with 6 rules applied. Total rules applied 130 place count 227 transition count 268
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 134 place count 223 transition count 264
Iterating global reduction 0 with 4 rules applied. Total rules applied 138 place count 223 transition count 264
Applied a total of 138 rules in 61 ms. Remains 223 /292 variables (removed 69) and now considering 264/342 (removed 78) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 62 ms. Remains : 223/292 places, 264/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 13 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 14 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 264 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Graph (complete) has 562 edges and 292 vertex of which 284 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 55 transitions
Trivial Post-agglo rules discarded 55 transitions
Performed 55 trivial Post agglomeration. Transition count delta: 55
Iterating post reduction 0 with 55 rules applied. Total rules applied 56 place count 283 transition count 278
Reduce places removed 55 places and 0 transitions.
Iterating post reduction 1 with 55 rules applied. Total rules applied 111 place count 228 transition count 278
Performed 35 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 35 Pre rules applied. Total rules applied 111 place count 228 transition count 243
Deduced a syphon composed of 35 places in 0 ms
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 2 with 70 rules applied. Total rules applied 181 place count 193 transition count 243
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 193 place count 181 transition count 227
Iterating global reduction 2 with 12 rules applied. Total rules applied 205 place count 181 transition count 227
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 205 place count 181 transition count 226
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 207 place count 180 transition count 226
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 216 place count 171 transition count 217
Iterating global reduction 2 with 9 rules applied. Total rules applied 225 place count 171 transition count 217
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 230 place count 166 transition count 210
Iterating global reduction 2 with 5 rules applied. Total rules applied 235 place count 166 transition count 210
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 240 place count 161 transition count 202
Iterating global reduction 2 with 5 rules applied. Total rules applied 245 place count 161 transition count 202
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 248 place count 158 transition count 199
Iterating global reduction 2 with 3 rules applied. Total rules applied 251 place count 158 transition count 199
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 2 with 46 rules applied. Total rules applied 297 place count 135 transition count 176
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 299 place count 133 transition count 173
Iterating global reduction 2 with 2 rules applied. Total rules applied 301 place count 133 transition count 173
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 303 place count 131 transition count 170
Iterating global reduction 2 with 2 rules applied. Total rules applied 305 place count 131 transition count 170
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 306 place count 130 transition count 169
Iterating global reduction 2 with 1 rules applied. Total rules applied 307 place count 130 transition count 169
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 309 place count 128 transition count 167
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 152 edges and 126 vertex of which 122 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.0 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 135 edges and 122 vertex of which 52 / 122 are part of one of the 26 SCC in 0 ms
Free SCC test removed 26 places
Drop transitions removed 41 transitions
Trivial Post-agglo rules discarded 41 transitions
Performed 41 trivial Post agglomeration. Transition count delta: 41
Iterating post reduction 2 with 45 rules applied. Total rules applied 354 place count 96 transition count 121
Reduce places removed 41 places and 0 transitions.
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 69 rules applied. Total rules applied 423 place count 55 transition count 93
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 424 place count 54 transition count 93
Discarding 11 places :
Symmetric choice reduction at 5 with 11 rule applications. Total rules 435 place count 43 transition count 71
Iterating global reduction 5 with 11 rules applied. Total rules applied 446 place count 43 transition count 71
Discarding 11 places :
Symmetric choice reduction at 5 with 11 rule applications. Total rules 457 place count 32 transition count 49
Iterating global reduction 5 with 11 rules applied. Total rules applied 468 place count 32 transition count 49
Discarding 11 places :
Symmetric choice reduction at 5 with 11 rule applications. Total rules 479 place count 21 transition count 27
Iterating global reduction 5 with 11 rules applied. Total rules applied 490 place count 21 transition count 27
Discarding 11 places :
Symmetric choice reduction at 5 with 11 rule applications. Total rules 501 place count 10 transition count 16
Iterating global reduction 5 with 11 rules applied. Total rules applied 512 place count 10 transition count 16
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 513 place count 10 transition count 15
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 1 rules applied. Total rules applied 514 place count 10 transition count 14
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 515 place count 9 transition count 14
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 517 place count 7 transition count 12
Applied a total of 517 rules in 94 ms. Remains 7 /292 variables (removed 285) and now considering 12/342 (removed 330) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 94 ms. Remains : 7/292 places, 12/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 1 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 0 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 12 transitions.
Finished random walk after 46 steps, including 1 resets, run visited all 1 properties in 1 ms. (steps per millisecond=46 )
FORMULA DiscoveryGPU-PT-13b-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 265 transition count 313
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 265 transition count 313
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 65 place count 254 transition count 300
Iterating global reduction 0 with 11 rules applied. Total rules applied 76 place count 254 transition count 300
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 86 place count 244 transition count 290
Iterating global reduction 0 with 10 rules applied. Total rules applied 96 place count 244 transition count 290
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 103 place count 237 transition count 280
Iterating global reduction 0 with 7 rules applied. Total rules applied 110 place count 237 transition count 280
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 115 place count 232 transition count 273
Iterating global reduction 0 with 5 rules applied. Total rules applied 120 place count 232 transition count 273
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 125 place count 227 transition count 268
Iterating global reduction 0 with 5 rules applied. Total rules applied 130 place count 227 transition count 268
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 132 place count 225 transition count 266
Iterating global reduction 0 with 2 rules applied. Total rules applied 134 place count 225 transition count 266
Applied a total of 134 rules in 58 ms. Remains 225 /292 variables (removed 67) and now considering 266/342 (removed 76) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58 ms. Remains : 225/292 places, 266/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 12 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 13 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Graph (complete) has 562 edges and 292 vertex of which 283 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.1 ms
Discarding 9 places :
Also discarding 9 output transitions
Drop transitions removed 9 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 55 place count 282 transition count 278
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 109 place count 228 transition count 278
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 36 Pre rules applied. Total rules applied 109 place count 228 transition count 242
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 181 place count 192 transition count 242
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 194 place count 179 transition count 225
Iterating global reduction 2 with 13 rules applied. Total rules applied 207 place count 179 transition count 225
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 217 place count 169 transition count 215
Iterating global reduction 2 with 10 rules applied. Total rules applied 227 place count 169 transition count 215
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 233 place count 163 transition count 206
Iterating global reduction 2 with 6 rules applied. Total rules applied 239 place count 163 transition count 206
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 245 place count 157 transition count 197
Iterating global reduction 2 with 6 rules applied. Total rules applied 251 place count 157 transition count 197
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 254 place count 154 transition count 194
Iterating global reduction 2 with 3 rules applied. Total rules applied 257 place count 154 transition count 194
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 2 with 46 rules applied. Total rules applied 303 place count 131 transition count 171
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 305 place count 129 transition count 168
Iterating global reduction 2 with 2 rules applied. Total rules applied 307 place count 129 transition count 168
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 309 place count 127 transition count 165
Iterating global reduction 2 with 2 rules applied. Total rules applied 311 place count 127 transition count 165
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 312 place count 126 transition count 164
Iterating global reduction 2 with 1 rules applied. Total rules applied 313 place count 126 transition count 164
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 315 place count 124 transition count 162
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 2 with 14 rules applied. Total rules applied 329 place count 123 transition count 149
Reduce places removed 13 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 15 rules applied. Total rules applied 344 place count 110 transition count 147
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 345 place count 109 transition count 147
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 345 place count 109 transition count 146
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 347 place count 108 transition count 146
Applied a total of 347 rules in 68 ms. Remains 108 /292 variables (removed 184) and now considering 146/342 (removed 196) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 69 ms. Remains : 108/292 places, 146/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 7 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 265 transition count 312
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 265 transition count 312
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 67 place count 252 transition count 297
Iterating global reduction 0 with 13 rules applied. Total rules applied 80 place count 252 transition count 297
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 89 place count 243 transition count 288
Iterating global reduction 0 with 9 rules applied. Total rules applied 98 place count 243 transition count 288
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 105 place count 236 transition count 279
Iterating global reduction 0 with 7 rules applied. Total rules applied 112 place count 236 transition count 279
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 118 place count 230 transition count 269
Iterating global reduction 0 with 6 rules applied. Total rules applied 124 place count 230 transition count 269
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 130 place count 224 transition count 263
Iterating global reduction 0 with 6 rules applied. Total rules applied 136 place count 224 transition count 263
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 140 place count 220 transition count 259
Iterating global reduction 0 with 4 rules applied. Total rules applied 144 place count 220 transition count 259
Applied a total of 144 rules in 53 ms. Remains 220 /292 variables (removed 72) and now considering 259/342 (removed 83) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 220/292 places, 259/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 11 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 259 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 265 transition count 312
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 265 transition count 312
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 66 place count 253 transition count 298
Iterating global reduction 0 with 12 rules applied. Total rules applied 78 place count 253 transition count 298
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 242 transition count 287
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 242 transition count 287
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 107 place count 235 transition count 279
Iterating global reduction 0 with 7 rules applied. Total rules applied 114 place count 235 transition count 279
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 118 place count 231 transition count 272
Iterating global reduction 0 with 4 rules applied. Total rules applied 122 place count 231 transition count 272
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 126 place count 227 transition count 268
Iterating global reduction 0 with 4 rules applied. Total rules applied 130 place count 227 transition count 268
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 133 place count 224 transition count 265
Iterating global reduction 0 with 3 rules applied. Total rules applied 136 place count 224 transition count 265
Applied a total of 136 rules in 56 ms. Remains 224 /292 variables (removed 68) and now considering 265/342 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 224/292 places, 265/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 11 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 262 transition count 309
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 262 transition count 309
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 73 place count 249 transition count 294
Iterating global reduction 0 with 13 rules applied. Total rules applied 86 place count 249 transition count 294
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 98 place count 237 transition count 282
Iterating global reduction 0 with 12 rules applied. Total rules applied 110 place count 237 transition count 282
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 119 place count 228 transition count 270
Iterating global reduction 0 with 9 rules applied. Total rules applied 128 place count 228 transition count 270
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 135 place count 221 transition count 259
Iterating global reduction 0 with 7 rules applied. Total rules applied 142 place count 221 transition count 259
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 149 place count 214 transition count 252
Iterating global reduction 0 with 7 rules applied. Total rules applied 156 place count 214 transition count 252
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 160 place count 210 transition count 248
Iterating global reduction 0 with 4 rules applied. Total rules applied 164 place count 210 transition count 248
Applied a total of 164 rules in 48 ms. Remains 210 /292 variables (removed 82) and now considering 248/342 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 210/292 places, 248/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 14 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 248 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 265 transition count 312
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 265 transition count 312
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 65 place count 254 transition count 300
Iterating global reduction 0 with 11 rules applied. Total rules applied 76 place count 254 transition count 300
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 85 place count 245 transition count 291
Iterating global reduction 0 with 9 rules applied. Total rules applied 94 place count 245 transition count 291
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 101 place count 238 transition count 282
Iterating global reduction 0 with 7 rules applied. Total rules applied 108 place count 238 transition count 282
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 114 place count 232 transition count 272
Iterating global reduction 0 with 6 rules applied. Total rules applied 120 place count 232 transition count 272
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 126 place count 226 transition count 266
Iterating global reduction 0 with 6 rules applied. Total rules applied 132 place count 226 transition count 266
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 136 place count 222 transition count 262
Iterating global reduction 0 with 4 rules applied. Total rules applied 140 place count 222 transition count 262
Applied a total of 140 rules in 45 ms. Remains 222 /292 variables (removed 70) and now considering 262/342 (removed 80) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 45 ms. Remains : 222/292 places, 262/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 262 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 265 transition count 312
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 265 transition count 312
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 67 place count 252 transition count 297
Iterating global reduction 0 with 13 rules applied. Total rules applied 80 place count 252 transition count 297
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 92 place count 240 transition count 285
Iterating global reduction 0 with 12 rules applied. Total rules applied 104 place count 240 transition count 285
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 113 place count 231 transition count 273
Iterating global reduction 0 with 9 rules applied. Total rules applied 122 place count 231 transition count 273
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 128 place count 225 transition count 263
Iterating global reduction 0 with 6 rules applied. Total rules applied 134 place count 225 transition count 263
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 140 place count 219 transition count 257
Iterating global reduction 0 with 6 rules applied. Total rules applied 146 place count 219 transition count 257
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 150 place count 215 transition count 253
Iterating global reduction 0 with 4 rules applied. Total rules applied 154 place count 215 transition count 253
Applied a total of 154 rules in 47 ms. Remains 215 /292 variables (removed 77) and now considering 253/342 (removed 89) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 215/292 places, 253/342 transitions.
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:07] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:07] [INFO ] Input system was already deterministic with 253 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 264 transition count 312
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 264 transition count 312
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 68 place count 252 transition count 298
Iterating global reduction 0 with 12 rules applied. Total rules applied 80 place count 252 transition count 298
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 91 place count 241 transition count 287
Iterating global reduction 0 with 11 rules applied. Total rules applied 102 place count 241 transition count 287
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 111 place count 232 transition count 275
Iterating global reduction 0 with 9 rules applied. Total rules applied 120 place count 232 transition count 275
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 127 place count 225 transition count 264
Iterating global reduction 0 with 7 rules applied. Total rules applied 134 place count 225 transition count 264
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 141 place count 218 transition count 257
Iterating global reduction 0 with 7 rules applied. Total rules applied 148 place count 218 transition count 257
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 152 place count 214 transition count 253
Iterating global reduction 0 with 4 rules applied. Total rules applied 156 place count 214 transition count 253
Applied a total of 156 rules in 46 ms. Remains 214 /292 variables (removed 78) and now considering 253/342 (removed 89) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 46 ms. Remains : 214/292 places, 253/342 transitions.
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:08] [INFO ] Input system was already deterministic with 253 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 266 transition count 314
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 266 transition count 314
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 62 place count 256 transition count 303
Iterating global reduction 0 with 10 rules applied. Total rules applied 72 place count 256 transition count 303
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 81 place count 247 transition count 294
Iterating global reduction 0 with 9 rules applied. Total rules applied 90 place count 247 transition count 294
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 96 place count 241 transition count 286
Iterating global reduction 0 with 6 rules applied. Total rules applied 102 place count 241 transition count 286
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 106 place count 237 transition count 280
Iterating global reduction 0 with 4 rules applied. Total rules applied 110 place count 237 transition count 280
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 114 place count 233 transition count 276
Iterating global reduction 0 with 4 rules applied. Total rules applied 118 place count 233 transition count 276
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 120 place count 231 transition count 274
Iterating global reduction 0 with 2 rules applied. Total rules applied 122 place count 231 transition count 274
Applied a total of 122 rules in 50 ms. Remains 231 /292 variables (removed 61) and now considering 274/342 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 231/292 places, 274/342 transitions.
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 10 ms
[2023-03-09 01:40:08] [INFO ] Input system was already deterministic with 274 transitions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 342/342 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 263 transition count 310
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 263 transition count 310
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 70 place count 251 transition count 296
Iterating global reduction 0 with 12 rules applied. Total rules applied 82 place count 251 transition count 296
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 93 place count 240 transition count 285
Iterating global reduction 0 with 11 rules applied. Total rules applied 104 place count 240 transition count 285
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 112 place count 232 transition count 274
Iterating global reduction 0 with 8 rules applied. Total rules applied 120 place count 232 transition count 274
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 126 place count 226 transition count 265
Iterating global reduction 0 with 6 rules applied. Total rules applied 132 place count 226 transition count 265
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 138 place count 220 transition count 259
Iterating global reduction 0 with 6 rules applied. Total rules applied 144 place count 220 transition count 259
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 147 place count 217 transition count 256
Iterating global reduction 0 with 3 rules applied. Total rules applied 150 place count 217 transition count 256
Applied a total of 150 rules in 44 ms. Remains 217 /292 variables (removed 75) and now considering 256/342 (removed 86) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 45 ms. Remains : 217/292 places, 256/342 transitions.
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 15 ms
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 9 ms
[2023-03-09 01:40:08] [INFO ] Input system was already deterministic with 256 transitions.
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 12 ms
[2023-03-09 01:40:08] [INFO ] Flatten gal took : 11 ms
[2023-03-09 01:40:08] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-09 01:40:08] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 292 places, 342 transitions and 903 arcs took 2 ms.
Total runtime 6902 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DiscoveryGPU-PT-13b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA DiscoveryGPU-PT-13b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DiscoveryGPU-PT-13b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678326235096
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 37 (type EXCL) for 36 DiscoveryGPU-PT-13b-CTLFireability-06
lola: time limit : 78 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-06
lola: result : true
lola: markings : 27
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: LAUNCH task # 24 (type EXCL) for 21 DiscoveryGPU-PT-13b-CTLFireability-04
lola: time limit : 79 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 24 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DiscoveryGPU-PT-13b-CTLFireability-02
lola: time limit : 87 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 96 (type FNDP) for 42 DiscoveryGPU-PT-13b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 42 DiscoveryGPU-PT-13b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 99 (type SRCH) for 42 DiscoveryGPU-PT-13b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SRCH) for DiscoveryGPU-PT-13b-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 96 (type FNDP) for DiscoveryGPU-PT-13b-CTLFireability-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 97 (type EQUN) for DiscoveryGPU-PT-13b-CTLFireability-08 (obsolete)
lola: FINISHED task # 97 (type EQUN) for DiscoveryGPU-PT-13b-CTLFireability-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 101 (type FNDP) for 66 DiscoveryGPU-PT-13b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type EQUN) for 66 DiscoveryGPU-PT-13b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 104 (type SRCH) for 66 DiscoveryGPU-PT-13b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: FINISHED task # 104 (type SRCH) for DiscoveryGPU-PT-13b-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 101 (type FNDP) for DiscoveryGPU-PT-13b-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 102 (type EQUN) for DiscoveryGPU-PT-13b-CTLFireability-12 (obsolete)
lola: FINISHED task # 102 (type EQUN) for DiscoveryGPU-PT-13b-CTLFireability-12
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/189 4/32 DiscoveryGPU-PT-13b-CTLFireability-02 621475 m, 124295 m/sec, 2638493 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/189 5/32 DiscoveryGPU-PT-13b-CTLFireability-02 864494 m, 48603 m/sec, 5348913 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/189 5/32 DiscoveryGPU-PT-13b-CTLFireability-02 878726 m, 2846 m/sec, 8643361 t fired, .
Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/189 5/32 DiscoveryGPU-PT-13b-CTLFireability-02 901043 m, 4463 m/sec, 11878344 t fired, .
Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/189 7/32 DiscoveryGPU-PT-13b-CTLFireability-02 1208328 m, 61457 m/sec, 14994947 t fired, .
Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/189 8/32 DiscoveryGPU-PT-13b-CTLFireability-02 1496637 m, 57661 m/sec, 17875790 t fired, .
Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/189 9/32 DiscoveryGPU-PT-13b-CTLFireability-02 1774832 m, 55639 m/sec, 20839089 t fired, .
Time elapsed: 35 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 39/189 11/32 DiscoveryGPU-PT-13b-CTLFireability-02 2077942 m, 60622 m/sec, 23853001 t fired, .
Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 44/189 12/32 DiscoveryGPU-PT-13b-CTLFireability-02 2333377 m, 51087 m/sec, 26650642 t fired, .
Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 49/189 14/32 DiscoveryGPU-PT-13b-CTLFireability-02 2652560 m, 63836 m/sec, 29510443 t fired, .
Time elapsed: 50 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 54/189 15/32 DiscoveryGPU-PT-13b-CTLFireability-02 2927982 m, 55084 m/sec, 32385006 t fired, .
Time elapsed: 55 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 59/189 18/32 DiscoveryGPU-PT-13b-CTLFireability-02 3515760 m, 117555 m/sec, 35221159 t fired, .
Time elapsed: 60 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 64/189 18/32 DiscoveryGPU-PT-13b-CTLFireability-02 3595422 m, 15932 m/sec, 38179327 t fired, .
Time elapsed: 65 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 69/189 18/32 DiscoveryGPU-PT-13b-CTLFireability-02 3608265 m, 2568 m/sec, 41450181 t fired, .
Time elapsed: 70 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 74/189 19/32 DiscoveryGPU-PT-13b-CTLFireability-02 3762158 m, 30778 m/sec, 44670089 t fired, .
Time elapsed: 75 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 79/189 21/32 DiscoveryGPU-PT-13b-CTLFireability-02 4027182 m, 53004 m/sec, 47618348 t fired, .
Time elapsed: 80 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 84/189 22/32 DiscoveryGPU-PT-13b-CTLFireability-02 4295239 m, 53611 m/sec, 50522086 t fired, .
Time elapsed: 85 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 89/189 23/32 DiscoveryGPU-PT-13b-CTLFireability-02 4544391 m, 49830 m/sec, 53191676 t fired, .
Time elapsed: 90 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 94/189 24/32 DiscoveryGPU-PT-13b-CTLFireability-02 4804087 m, 51939 m/sec, 56124706 t fired, .
Time elapsed: 95 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 99/189 26/32 DiscoveryGPU-PT-13b-CTLFireability-02 5032584 m, 45699 m/sec, 58812774 t fired, .
Time elapsed: 100 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 104/189 27/32 DiscoveryGPU-PT-13b-CTLFireability-02 5282500 m, 49983 m/sec, 61657702 t fired, .
Time elapsed: 105 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 109/189 30/32 DiscoveryGPU-PT-13b-CTLFireability-02 5848575 m, 113215 m/sec, 64733547 t fired, .
Time elapsed: 110 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 114/189 31/32 DiscoveryGPU-PT-13b-CTLFireability-02 6102513 m, 50787 m/sec, 67963870 t fired, .
Time elapsed: 115 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 119/189 31/32 DiscoveryGPU-PT-13b-CTLFireability-02 6114805 m, 2458 m/sec, 71167496 t fired, .
Time elapsed: 120 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 124/189 31/32 DiscoveryGPU-PT-13b-CTLFireability-02 6166461 m, 10331 m/sec, 74441897 t fired, .
Time elapsed: 125 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 129/189 32/32 DiscoveryGPU-PT-13b-CTLFireability-02 6438353 m, 54378 m/sec, 77571714 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 92 (type EXCL) for 91 DiscoveryGPU-PT-13b-CTLFireability-15
lola: time limit : 192 sec
lola: memory limit: 32 pages
lola: FINISHED task # 92 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-15
lola: result : false
lola: markings : 68
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 89 (type EXCL) for 88 DiscoveryGPU-PT-13b-CTLFireability-14
lola: time limit : 203 sec
lola: memory limit: 32 pages
lola: FINISHED task # 89 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-14
lola: result : true
lola: markings : 2346
lola: fired transitions : 3246
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 86 (type EXCL) for 73 DiscoveryGPU-PT-13b-CTLFireability-13
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: FINISHED task # 86 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-13
lola: result : false
lola: markings : 377
lola: fired transitions : 443
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 63 DiscoveryGPU-PT-13b-CTLFireability-11
lola: time limit : 288 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-11
lola: result : true
lola: markings : 123
lola: fired transitions : 124
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 60 DiscoveryGPU-PT-13b-CTLFireability-10
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-10
lola: result : true
lola: markings : 175
lola: fired transitions : 266
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 DiscoveryGPU-PT-13b-CTLFireability-09
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-09
lola: result : true
lola: markings : 28
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 21 DiscoveryGPU-PT-13b-CTLFireability-04
lola: time limit : 384 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-04
lola: result : false
lola: markings : 112
lola: fired transitions : 224
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 21 DiscoveryGPU-PT-13b-CTLFireability-04
lola: time limit : 433 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/433 3/32 DiscoveryGPU-PT-13b-CTLFireability-04 332863 m, 66572 m/sec, 1603562 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 9/433 4/32 DiscoveryGPU-PT-13b-CTLFireability-04 654444 m, 64316 m/sec, 3219914 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 14/433 6/32 DiscoveryGPU-PT-13b-CTLFireability-04 970356 m, 63182 m/sec, 4816978 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 19/433 8/32 DiscoveryGPU-PT-13b-CTLFireability-04 1301573 m, 66243 m/sec, 6454664 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 24/433 10/32 DiscoveryGPU-PT-13b-CTLFireability-04 1607454 m, 61176 m/sec, 8166690 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 29/433 12/32 DiscoveryGPU-PT-13b-CTLFireability-04 1885717 m, 55652 m/sec, 9927295 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 34/433 14/32 DiscoveryGPU-PT-13b-CTLFireability-04 2151776 m, 53211 m/sec, 11673115 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 39/433 15/32 DiscoveryGPU-PT-13b-CTLFireability-04 2422604 m, 54165 m/sec, 13402606 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 44/433 17/32 DiscoveryGPU-PT-13b-CTLFireability-04 2695076 m, 54494 m/sec, 15134305 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 49/433 18/32 DiscoveryGPU-PT-13b-CTLFireability-04 2944300 m, 49844 m/sec, 16838049 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 54/433 20/32 DiscoveryGPU-PT-13b-CTLFireability-04 3276064 m, 66352 m/sec, 18541328 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 59/433 22/32 DiscoveryGPU-PT-13b-CTLFireability-04 3594849 m, 63757 m/sec, 20229141 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 64/433 24/32 DiscoveryGPU-PT-13b-CTLFireability-04 3906462 m, 62322 m/sec, 21896753 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 69/433 26/32 DiscoveryGPU-PT-13b-CTLFireability-04 4216404 m, 61988 m/sec, 23545796 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/433 28/32 DiscoveryGPU-PT-13b-CTLFireability-04 4534021 m, 63523 m/sec, 25252249 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/433 30/32 DiscoveryGPU-PT-13b-CTLFireability-04 4842808 m, 61757 m/sec, 27010588 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 1 0 6 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/433 32/32 DiscoveryGPU-PT-13b-CTLFireability-04 5149435 m, 61325 m/sec, 28774213 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 32 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-13b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 28 (type EXCL) for 21 DiscoveryGPU-PT-13b-CTLFireability-04
lola: time limit : 482 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-04
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 6 DiscoveryGPU-PT-13b-CTLFireability-03
lola: time limit : 562 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-03
lola: result : false
lola: markings : 112
lola: fired transitions : 112
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 6 DiscoveryGPU-PT-13b-CTLFireability-03
lola: time limit : 843 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DiscoveryGPU-PT-13b-CTLFireability-01
lola: time limit : 1124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-01
lola: result : false
lola: markings : 28
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 95 (type EXCL) for 39 DiscoveryGPU-PT-13b-CTLFireability-07
lola: time limit : 1687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 95 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-07
lola: result : false
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 DiscoveryGPU-PT-13b-CTLFireability-03
lola: time limit : 3374 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for DiscoveryGPU-PT-13b-CTLFireability-03
lola: result : true
lola: markings : 1
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-13b-CTLFireability-01: CTL false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-02: CTL unknown AGGR
DiscoveryGPU-PT-13b-CTLFireability-03: DISJ true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-04: DISJ true state space /EXEF
DiscoveryGPU-PT-13b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-07: EFAG true tscc_search
DiscoveryGPU-PT-13b-CTLFireability-08: DISJ true findpath
DiscoveryGPU-PT-13b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-12: CONJ false findpath
DiscoveryGPU-PT-13b-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-14: CTL true CTL model checker
DiscoveryGPU-PT-13b-CTLFireability-15: CTL false CTL model checker
Time elapsed: 226 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-13b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DiscoveryGPU-PT-13b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414300402"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-13b.tgz
mv DiscoveryGPU-PT-13b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;