Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414100322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DiscoveryGPU-PT-08b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414100322
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 7.3K Feb 25 13:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 25 13:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 13:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 25 13:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 13:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 13:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 13:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 13:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 61K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-08b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678316332157

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-08b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 22:58:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 22:58:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 22:58:56] [INFO ] Load time of PNML (sax parser for PT used): 124 ms
[2023-03-08 22:58:56] [INFO ] Transformed 240 places.
[2023-03-08 22:58:56] [INFO ] Transformed 254 transitions.
[2023-03-08 22:58:56] [INFO ] Found NUPN structural information;
[2023-03-08 22:58:56] [INFO ] Parsed PT model containing 240 places and 254 transitions and 661 arcs in 293 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
Support contains 86 out of 240 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 240/240 places, 254/254 transitions.
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 224 transition count 254
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 39 place count 201 transition count 231
Iterating global reduction 1 with 23 rules applied. Total rules applied 62 place count 201 transition count 231
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 65 place count 198 transition count 228
Iterating global reduction 1 with 3 rules applied. Total rules applied 68 place count 198 transition count 228
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 70 place count 196 transition count 226
Iterating global reduction 1 with 2 rules applied. Total rules applied 72 place count 196 transition count 226
Applied a total of 72 rules in 98 ms. Remains 196 /240 variables (removed 44) and now considering 226/254 (removed 28) transitions.
// Phase 1: matrix 226 rows 196 cols
[2023-03-08 22:58:56] [INFO ] Computed 2 place invariants in 18 ms
[2023-03-08 22:58:57] [INFO ] Implicit Places using invariants in 448 ms returned []
[2023-03-08 22:58:57] [INFO ] Invariant cache hit.
[2023-03-08 22:58:57] [INFO ] Implicit Places using invariants and state equation in 410 ms returned []
Implicit Place search using SMT with State Equation took 915 ms to find 0 implicit places.
[2023-03-08 22:58:57] [INFO ] Invariant cache hit.
[2023-03-08 22:58:57] [INFO ] Dead Transitions using invariants and state equation in 463 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 196/240 places, 226/254 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1482 ms. Remains : 196/240 places, 226/254 transitions.
Support contains 86 out of 196 places after structural reductions.
[2023-03-08 22:58:58] [INFO ] Flatten gal took : 99 ms
[2023-03-08 22:58:58] [INFO ] Flatten gal took : 41 ms
[2023-03-08 22:58:58] [INFO ] Input system was already deterministic with 226 transitions.
Support contains 80 out of 196 places (down from 86) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 37 resets, run finished after 539 ms. (steps per millisecond=18 ) properties (out of 73) seen :70
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-08 22:58:59] [INFO ] Invariant cache hit.
[2023-03-08 22:58:59] [INFO ] After 80ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 22:58:59] [INFO ] [Nat]Absence check using 2 positive place invariants in 10 ms returned sat
[2023-03-08 22:58:59] [INFO ] After 118ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 22:58:59] [INFO ] After 152ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 34 ms.
[2023-03-08 22:58:59] [INFO ] After 276ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 62 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=31 )
Parikh walk visited 1 properties in 4 ms.
[2023-03-08 22:58:59] [INFO ] Flatten gal took : 26 ms
[2023-03-08 22:58:59] [INFO ] Flatten gal took : 29 ms
[2023-03-08 22:58:59] [INFO ] Input system was already deterministic with 226 transitions.
Computed a total of 31 stabilizing places and 31 stable transitions
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.9 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 190 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.3 ms
Discarding 6 places :
Also discarding 6 output transitions
Drop transitions removed 6 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 189 transition count 182
Reduce places removed 37 places and 0 transitions.
Iterating post reduction 1 with 37 rules applied. Total rules applied 75 place count 152 transition count 182
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 19 Pre rules applied. Total rules applied 75 place count 152 transition count 163
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 113 place count 133 transition count 163
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 123 place count 123 transition count 153
Iterating global reduction 2 with 10 rules applied. Total rules applied 133 place count 123 transition count 153
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 133 place count 123 transition count 151
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 137 place count 121 transition count 151
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 143 place count 115 transition count 144
Iterating global reduction 2 with 6 rules applied. Total rules applied 149 place count 115 transition count 144
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 155 place count 109 transition count 134
Iterating global reduction 2 with 6 rules applied. Total rules applied 161 place count 109 transition count 134
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 166 place count 104 transition count 128
Iterating global reduction 2 with 5 rules applied. Total rules applied 171 place count 104 transition count 128
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 172 place count 103 transition count 127
Iterating global reduction 2 with 1 rules applied. Total rules applied 173 place count 103 transition count 127
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 1 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 2 with 36 rules applied. Total rules applied 209 place count 85 transition count 109
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 210 place count 84 transition count 108
Iterating global reduction 2 with 1 rules applied. Total rules applied 211 place count 84 transition count 108
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 212 place count 83 transition count 106
Iterating global reduction 2 with 1 rules applied. Total rules applied 213 place count 83 transition count 106
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 214 place count 82 transition count 105
Iterating global reduction 2 with 1 rules applied. Total rules applied 215 place count 82 transition count 105
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 217 place count 82 transition count 105
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 219 place count 80 transition count 103
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 94 edges and 78 vertex of which 74 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 80 edges and 74 vertex of which 30 / 74 are part of one of the 15 SCC in 3 ms
Free SCC test removed 15 places
Drop transitions removed 23 transitions
Trivial Post-agglo rules discarded 23 transitions
Performed 23 trivial Post agglomeration. Transition count delta: 23
Iterating post reduction 2 with 27 rules applied. Total rules applied 246 place count 59 transition count 75
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 3 with 38 rules applied. Total rules applied 284 place count 36 transition count 60
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 290 place count 30 transition count 48
Iterating global reduction 4 with 6 rules applied. Total rules applied 296 place count 30 transition count 48
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 301 place count 25 transition count 38
Iterating global reduction 4 with 5 rules applied. Total rules applied 306 place count 25 transition count 38
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 311 place count 20 transition count 28
Iterating global reduction 4 with 5 rules applied. Total rules applied 316 place count 20 transition count 28
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 321 place count 15 transition count 23
Iterating global reduction 4 with 5 rules applied. Total rules applied 326 place count 15 transition count 23
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 327 place count 15 transition count 22
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 1 rules applied. Total rules applied 328 place count 15 transition count 21
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 329 place count 14 transition count 21
Reduce places removed 3 places and 3 transitions.
Iterating global reduction 6 with 3 rules applied. Total rules applied 332 place count 11 transition count 18
Applied a total of 332 rules in 147 ms. Remains 11 /196 variables (removed 185) and now considering 18/226 (removed 208) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 147 ms. Remains : 11/196 places, 18/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 18 transitions.
Finished random walk after 304 steps, including 13 resets, run visited all 1 properties in 5 ms. (steps per millisecond=60 )
FORMULA DiscoveryGPU-PT-08b-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.2 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 188 transition count 182
Reduce places removed 36 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 37 rules applied. Total rules applied 74 place count 152 transition count 181
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 75 place count 151 transition count 181
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 19 Pre rules applied. Total rules applied 75 place count 151 transition count 162
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 3 with 38 rules applied. Total rules applied 113 place count 132 transition count 162
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 123 place count 122 transition count 152
Iterating global reduction 3 with 10 rules applied. Total rules applied 133 place count 122 transition count 152
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 133 place count 122 transition count 150
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 137 place count 120 transition count 150
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 143 place count 114 transition count 143
Iterating global reduction 3 with 6 rules applied. Total rules applied 149 place count 114 transition count 143
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 155 place count 108 transition count 133
Iterating global reduction 3 with 6 rules applied. Total rules applied 161 place count 108 transition count 133
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 166 place count 103 transition count 127
Iterating global reduction 3 with 5 rules applied. Total rules applied 171 place count 103 transition count 127
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 172 place count 102 transition count 126
Iterating global reduction 3 with 1 rules applied. Total rules applied 173 place count 102 transition count 126
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 3 with 36 rules applied. Total rules applied 209 place count 84 transition count 108
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 210 place count 83 transition count 107
Iterating global reduction 3 with 1 rules applied. Total rules applied 211 place count 83 transition count 107
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 212 place count 82 transition count 105
Iterating global reduction 3 with 1 rules applied. Total rules applied 213 place count 82 transition count 105
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 214 place count 81 transition count 104
Iterating global reduction 3 with 1 rules applied. Total rules applied 215 place count 81 transition count 104
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 216 place count 81 transition count 104
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 218 place count 79 transition count 102
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 93 edges and 77 vertex of which 73 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 77 edges and 73 vertex of which 28 / 73 are part of one of the 14 SCC in 0 ms
Free SCC test removed 14 places
Drop transitions removed 23 transitions
Trivial Post-agglo rules discarded 23 transitions
Performed 23 trivial Post agglomeration. Transition count delta: 23
Iterating post reduction 3 with 27 rules applied. Total rules applied 245 place count 59 transition count 74
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 38 rules applied. Total rules applied 283 place count 36 transition count 59
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 284 place count 35 transition count 59
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 290 place count 29 transition count 47
Iterating global reduction 6 with 6 rules applied. Total rules applied 296 place count 29 transition count 47
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 302 place count 23 transition count 35
Iterating global reduction 6 with 6 rules applied. Total rules applied 308 place count 23 transition count 35
Discarding 5 places :
Symmetric choice reduction at 6 with 5 rule applications. Total rules 313 place count 18 transition count 25
Iterating global reduction 6 with 5 rules applied. Total rules applied 318 place count 18 transition count 25
Discarding 5 places :
Symmetric choice reduction at 6 with 5 rule applications. Total rules 323 place count 13 transition count 20
Iterating global reduction 6 with 5 rules applied. Total rules applied 328 place count 13 transition count 20
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 329 place count 13 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 331 place count 12 transition count 18
Reduce places removed 3 places and 3 transitions.
Iterating global reduction 6 with 3 rules applied. Total rules applied 334 place count 9 transition count 15
Applied a total of 334 rules in 96 ms. Remains 9 /196 variables (removed 187) and now considering 15/226 (removed 211) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 96 ms. Remains : 9/196 places, 15/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.2 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 188 transition count 184
Reduce places removed 34 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 154 transition count 183
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 71 place count 153 transition count 183
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 20 Pre rules applied. Total rules applied 71 place count 153 transition count 163
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 3 with 40 rules applied. Total rules applied 111 place count 133 transition count 163
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 121 place count 123 transition count 153
Iterating global reduction 3 with 10 rules applied. Total rules applied 131 place count 123 transition count 153
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 131 place count 123 transition count 152
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 133 place count 122 transition count 152
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 139 place count 116 transition count 145
Iterating global reduction 3 with 6 rules applied. Total rules applied 145 place count 116 transition count 145
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 150 place count 111 transition count 137
Iterating global reduction 3 with 5 rules applied. Total rules applied 155 place count 111 transition count 137
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 159 place count 107 transition count 132
Iterating global reduction 3 with 4 rules applied. Total rules applied 163 place count 107 transition count 132
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 164 place count 106 transition count 131
Iterating global reduction 3 with 1 rules applied. Total rules applied 165 place count 106 transition count 131
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 197 place count 90 transition count 115
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 198 place count 89 transition count 114
Iterating global reduction 3 with 1 rules applied. Total rules applied 199 place count 89 transition count 114
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 200 place count 88 transition count 112
Iterating global reduction 3 with 1 rules applied. Total rules applied 201 place count 88 transition count 112
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 202 place count 87 transition count 111
Iterating global reduction 3 with 1 rules applied. Total rules applied 203 place count 87 transition count 111
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 205 place count 85 transition count 109
Reduce places removed 1 places and 0 transitions.
Graph (complete) has 123 edges and 84 vertex of which 83 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Graph (trivial) has 77 edges and 83 vertex of which 32 / 83 are part of one of the 16 SCC in 0 ms
Free SCC test removed 16 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 3 with 9 rules applied. Total rules applied 214 place count 67 transition count 102
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 4 with 22 rules applied. Total rules applied 236 place count 61 transition count 86
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 7 Pre rules applied. Total rules applied 236 place count 61 transition count 79
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 5 with 14 rules applied. Total rules applied 250 place count 54 transition count 79
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 256 place count 48 transition count 67
Iterating global reduction 5 with 6 rules applied. Total rules applied 262 place count 48 transition count 67
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 266 place count 44 transition count 59
Iterating global reduction 5 with 4 rules applied. Total rules applied 270 place count 44 transition count 59
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 274 place count 40 transition count 55
Iterating global reduction 5 with 4 rules applied. Total rules applied 278 place count 40 transition count 55
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 282 place count 36 transition count 47
Iterating global reduction 5 with 4 rules applied. Total rules applied 286 place count 36 transition count 47
Discarding 4 places :
Symmetric choice reduction at 5 with 4 rule applications. Total rules 290 place count 32 transition count 43
Iterating global reduction 5 with 4 rules applied. Total rules applied 294 place count 32 transition count 43
Reduce places removed 4 places and 4 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 298 place count 28 transition count 39
Applied a total of 298 rules in 97 ms. Remains 28 /196 variables (removed 168) and now considering 39/226 (removed 187) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 97 ms. Remains : 28/196 places, 39/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 3 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 39 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 174 transition count 204
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 174 transition count 204
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 53 place count 165 transition count 194
Iterating global reduction 0 with 9 rules applied. Total rules applied 62 place count 165 transition count 194
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 69 place count 158 transition count 186
Iterating global reduction 0 with 7 rules applied. Total rules applied 76 place count 158 transition count 186
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 83 place count 151 transition count 177
Iterating global reduction 0 with 7 rules applied. Total rules applied 90 place count 151 transition count 177
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 96 place count 145 transition count 168
Iterating global reduction 0 with 6 rules applied. Total rules applied 102 place count 145 transition count 168
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 107 place count 140 transition count 163
Iterating global reduction 0 with 5 rules applied. Total rules applied 112 place count 140 transition count 163
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 115 place count 137 transition count 160
Iterating global reduction 0 with 3 rules applied. Total rules applied 118 place count 137 transition count 160
Applied a total of 118 rules in 33 ms. Remains 137 /196 variables (removed 59) and now considering 160/226 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 137/196 places, 160/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 16 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 175 transition count 205
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 175 transition count 205
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 51 place count 166 transition count 195
Iterating global reduction 0 with 9 rules applied. Total rules applied 60 place count 166 transition count 195
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 67 place count 159 transition count 187
Iterating global reduction 0 with 7 rules applied. Total rules applied 74 place count 159 transition count 187
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 81 place count 152 transition count 178
Iterating global reduction 0 with 7 rules applied. Total rules applied 88 place count 152 transition count 178
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 92 place count 148 transition count 171
Iterating global reduction 0 with 4 rules applied. Total rules applied 96 place count 148 transition count 171
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 100 place count 144 transition count 167
Iterating global reduction 0 with 4 rules applied. Total rules applied 104 place count 144 transition count 167
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 107 place count 141 transition count 164
Iterating global reduction 0 with 3 rules applied. Total rules applied 110 place count 141 transition count 164
Applied a total of 110 rules in 31 ms. Remains 141 /196 variables (removed 55) and now considering 164/226 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 141/196 places, 164/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 13 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 173 transition count 203
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 173 transition count 203
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 54 place count 165 transition count 194
Iterating global reduction 0 with 8 rules applied. Total rules applied 62 place count 165 transition count 194
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 69 place count 158 transition count 186
Iterating global reduction 0 with 7 rules applied. Total rules applied 76 place count 158 transition count 186
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 83 place count 151 transition count 177
Iterating global reduction 0 with 7 rules applied. Total rules applied 90 place count 151 transition count 177
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 96 place count 145 transition count 168
Iterating global reduction 0 with 6 rules applied. Total rules applied 102 place count 145 transition count 168
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 107 place count 140 transition count 163
Iterating global reduction 0 with 5 rules applied. Total rules applied 112 place count 140 transition count 163
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 115 place count 137 transition count 160
Iterating global reduction 0 with 3 rules applied. Total rules applied 118 place count 137 transition count 160
Applied a total of 118 rules in 32 ms. Remains 137 /196 variables (removed 59) and now considering 160/226 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 137/196 places, 160/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 14 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 31 place count 188 transition count 188
Reduce places removed 30 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 33 rules applied. Total rules applied 64 place count 158 transition count 185
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 67 place count 155 transition count 185
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 22 Pre rules applied. Total rules applied 67 place count 155 transition count 163
Deduced a syphon composed of 22 places in 1 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 3 with 44 rules applied. Total rules applied 111 place count 133 transition count 163
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 120 place count 124 transition count 154
Iterating global reduction 3 with 9 rules applied. Total rules applied 129 place count 124 transition count 154
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 134 place count 119 transition count 149
Iterating global reduction 3 with 5 rules applied. Total rules applied 139 place count 119 transition count 149
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 144 place count 114 transition count 140
Iterating global reduction 3 with 5 rules applied. Total rules applied 149 place count 114 transition count 140
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 154 place count 109 transition count 134
Iterating global reduction 3 with 5 rules applied. Total rules applied 159 place count 109 transition count 134
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 160 place count 108 transition count 133
Iterating global reduction 3 with 1 rules applied. Total rules applied 161 place count 108 transition count 133
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 3 with 36 rules applied. Total rules applied 197 place count 90 transition count 115
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 198 place count 89 transition count 114
Iterating global reduction 3 with 1 rules applied. Total rules applied 199 place count 89 transition count 114
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 200 place count 88 transition count 112
Iterating global reduction 3 with 1 rules applied. Total rules applied 201 place count 88 transition count 112
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 202 place count 87 transition count 111
Iterating global reduction 3 with 1 rules applied. Total rules applied 203 place count 87 transition count 111
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 204 place count 87 transition count 111
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 206 place count 85 transition count 109
Applied a total of 206 rules in 63 ms. Remains 85 /196 variables (removed 111) and now considering 109/226 (removed 117) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 64 ms. Remains : 85/196 places, 109/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 12 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 109 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 175 transition count 205
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 175 transition count 205
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 49 place count 168 transition count 197
Iterating global reduction 0 with 7 rules applied. Total rules applied 56 place count 168 transition count 197
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 61 place count 163 transition count 191
Iterating global reduction 0 with 5 rules applied. Total rules applied 66 place count 163 transition count 191
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 71 place count 158 transition count 184
Iterating global reduction 0 with 5 rules applied. Total rules applied 76 place count 158 transition count 184
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 80 place count 154 transition count 178
Iterating global reduction 0 with 4 rules applied. Total rules applied 84 place count 154 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 87 place count 151 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 90 place count 151 transition count 175
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 92 place count 149 transition count 173
Iterating global reduction 0 with 2 rules applied. Total rules applied 94 place count 149 transition count 173
Applied a total of 94 rules in 24 ms. Remains 149 /196 variables (removed 47) and now considering 173/226 (removed 53) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 149/196 places, 173/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 173 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 188 transition count 184
Reduce places removed 34 places and 0 transitions.
Iterating post reduction 1 with 34 rules applied. Total rules applied 69 place count 154 transition count 184
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 20 Pre rules applied. Total rules applied 69 place count 154 transition count 164
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 109 place count 134 transition count 164
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 119 place count 124 transition count 154
Iterating global reduction 2 with 10 rules applied. Total rules applied 129 place count 124 transition count 154
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 135 place count 118 transition count 147
Iterating global reduction 2 with 6 rules applied. Total rules applied 141 place count 118 transition count 147
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 147 place count 112 transition count 137
Iterating global reduction 2 with 6 rules applied. Total rules applied 153 place count 112 transition count 137
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 158 place count 107 transition count 131
Iterating global reduction 2 with 5 rules applied. Total rules applied 163 place count 107 transition count 131
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 2 with 36 rules applied. Total rules applied 199 place count 89 transition count 113
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 200 place count 88 transition count 112
Iterating global reduction 2 with 1 rules applied. Total rules applied 201 place count 88 transition count 112
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 202 place count 87 transition count 110
Iterating global reduction 2 with 1 rules applied. Total rules applied 203 place count 87 transition count 110
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 204 place count 86 transition count 109
Iterating global reduction 2 with 1 rules applied. Total rules applied 205 place count 86 transition count 109
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 207 place count 84 transition count 107
Applied a total of 207 rules in 37 ms. Remains 84 /196 variables (removed 112) and now considering 107/226 (removed 119) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 84/196 places, 107/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 107 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 175 transition count 205
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 175 transition count 205
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 49 place count 168 transition count 198
Iterating global reduction 0 with 7 rules applied. Total rules applied 56 place count 168 transition count 198
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 61 place count 163 transition count 192
Iterating global reduction 0 with 5 rules applied. Total rules applied 66 place count 163 transition count 192
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 70 place count 159 transition count 188
Iterating global reduction 0 with 4 rules applied. Total rules applied 74 place count 159 transition count 188
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 78 place count 155 transition count 181
Iterating global reduction 0 with 4 rules applied. Total rules applied 82 place count 155 transition count 181
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 85 place count 152 transition count 178
Iterating global reduction 0 with 3 rules applied. Total rules applied 88 place count 152 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 91 place count 149 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 94 place count 149 transition count 175
Applied a total of 94 rules in 22 ms. Remains 149 /196 variables (removed 47) and now considering 175/226 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 149/196 places, 175/226 transitions.
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:59:00] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:59:00] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.0 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 188 transition count 181
Reduce places removed 37 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 38 rules applied. Total rules applied 76 place count 151 transition count 180
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 77 place count 150 transition count 180
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 19 Pre rules applied. Total rules applied 77 place count 150 transition count 161
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 3 with 38 rules applied. Total rules applied 115 place count 131 transition count 161
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 125 place count 121 transition count 151
Iterating global reduction 3 with 10 rules applied. Total rules applied 135 place count 121 transition count 151
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 135 place count 121 transition count 149
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 139 place count 119 transition count 149
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 145 place count 113 transition count 142
Iterating global reduction 3 with 6 rules applied. Total rules applied 151 place count 113 transition count 142
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 157 place count 107 transition count 132
Iterating global reduction 3 with 6 rules applied. Total rules applied 163 place count 107 transition count 132
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 168 place count 102 transition count 126
Iterating global reduction 3 with 5 rules applied. Total rules applied 173 place count 102 transition count 126
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 174 place count 101 transition count 125
Iterating global reduction 3 with 1 rules applied. Total rules applied 175 place count 101 transition count 125
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 3 with 36 rules applied. Total rules applied 211 place count 83 transition count 107
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 212 place count 82 transition count 106
Iterating global reduction 3 with 1 rules applied. Total rules applied 213 place count 82 transition count 106
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 214 place count 81 transition count 104
Iterating global reduction 3 with 1 rules applied. Total rules applied 215 place count 81 transition count 104
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 216 place count 80 transition count 103
Iterating global reduction 3 with 1 rules applied. Total rules applied 217 place count 80 transition count 103
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 219 place count 78 transition count 101
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 92 edges and 76 vertex of which 72 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.0 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 78 edges and 72 vertex of which 32 / 72 are part of one of the 16 SCC in 0 ms
Free SCC test removed 16 places
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 3 with 26 rules applied. Total rules applied 245 place count 56 transition count 74
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 39 rules applied. Total rules applied 284 place count 34 transition count 57
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 285 place count 33 transition count 57
Discarding 7 places :
Symmetric choice reduction at 6 with 7 rule applications. Total rules 292 place count 26 transition count 43
Iterating global reduction 6 with 7 rules applied. Total rules applied 299 place count 26 transition count 43
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 305 place count 20 transition count 31
Iterating global reduction 6 with 6 rules applied. Total rules applied 311 place count 20 transition count 31
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 317 place count 14 transition count 19
Iterating global reduction 6 with 6 rules applied. Total rules applied 323 place count 14 transition count 19
Discarding 6 places :
Symmetric choice reduction at 6 with 6 rule applications. Total rules 329 place count 8 transition count 13
Iterating global reduction 6 with 6 rules applied. Total rules applied 335 place count 8 transition count 13
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 337 place count 8 transition count 11
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 1 rules applied. Total rules applied 338 place count 8 transition count 10
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 339 place count 7 transition count 10
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 341 place count 5 transition count 8
Applied a total of 341 rules in 54 ms. Remains 5 /196 variables (removed 191) and now considering 8/226 (removed 218) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 54 ms. Remains : 5/196 places, 8/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 175 transition count 205
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 175 transition count 205
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 49 place count 168 transition count 197
Iterating global reduction 0 with 7 rules applied. Total rules applied 56 place count 168 transition count 197
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 62 place count 162 transition count 190
Iterating global reduction 0 with 6 rules applied. Total rules applied 68 place count 162 transition count 190
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 73 place count 157 transition count 184
Iterating global reduction 0 with 5 rules applied. Total rules applied 78 place count 157 transition count 184
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 82 place count 153 transition count 178
Iterating global reduction 0 with 4 rules applied. Total rules applied 86 place count 153 transition count 178
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 88 place count 151 transition count 176
Iterating global reduction 0 with 2 rules applied. Total rules applied 90 place count 151 transition count 176
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 91 place count 150 transition count 175
Iterating global reduction 0 with 1 rules applied. Total rules applied 92 place count 150 transition count 175
Applied a total of 92 rules in 25 ms. Remains 150 /196 variables (removed 46) and now considering 175/226 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 150/196 places, 175/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Graph (complete) has 370 edges and 196 vertex of which 189 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.0 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 188 transition count 183
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 71 place count 153 transition count 183
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 21 Pre rules applied. Total rules applied 71 place count 153 transition count 162
Deduced a syphon composed of 21 places in 0 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 2 with 42 rules applied. Total rules applied 113 place count 132 transition count 162
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 124 place count 121 transition count 151
Iterating global reduction 2 with 11 rules applied. Total rules applied 135 place count 121 transition count 151
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 135 place count 121 transition count 150
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 137 place count 120 transition count 150
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 143 place count 114 transition count 143
Iterating global reduction 2 with 6 rules applied. Total rules applied 149 place count 114 transition count 143
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 155 place count 108 transition count 133
Iterating global reduction 2 with 6 rules applied. Total rules applied 161 place count 108 transition count 133
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 166 place count 103 transition count 127
Iterating global reduction 2 with 5 rules applied. Total rules applied 171 place count 103 transition count 127
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 172 place count 102 transition count 126
Iterating global reduction 2 with 1 rules applied. Total rules applied 173 place count 102 transition count 126
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 207 place count 85 transition count 109
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 208 place count 84 transition count 108
Iterating global reduction 2 with 1 rules applied. Total rules applied 209 place count 84 transition count 108
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 210 place count 83 transition count 106
Iterating global reduction 2 with 1 rules applied. Total rules applied 211 place count 83 transition count 106
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 212 place count 82 transition count 105
Iterating global reduction 2 with 1 rules applied. Total rules applied 213 place count 82 transition count 105
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 215 place count 80 transition count 103
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 2 with 10 rules applied. Total rules applied 225 place count 79 transition count 94
Reduce places removed 9 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 11 rules applied. Total rules applied 236 place count 70 transition count 92
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 237 place count 69 transition count 92
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 237 place count 69 transition count 91
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 239 place count 68 transition count 91
Applied a total of 239 rules in 40 ms. Remains 68 /196 variables (removed 128) and now considering 91/226 (removed 135) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 68/196 places, 91/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 91 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 174 transition count 204
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 174 transition count 204
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 50 place count 168 transition count 197
Iterating global reduction 0 with 6 rules applied. Total rules applied 56 place count 168 transition count 197
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 61 place count 163 transition count 191
Iterating global reduction 0 with 5 rules applied. Total rules applied 66 place count 163 transition count 191
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 71 place count 158 transition count 185
Iterating global reduction 0 with 5 rules applied. Total rules applied 76 place count 158 transition count 185
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 80 place count 154 transition count 179
Iterating global reduction 0 with 4 rules applied. Total rules applied 84 place count 154 transition count 179
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 87 place count 151 transition count 176
Iterating global reduction 0 with 3 rules applied. Total rules applied 90 place count 151 transition count 176
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 92 place count 149 transition count 174
Iterating global reduction 0 with 2 rules applied. Total rules applied 94 place count 149 transition count 174
Applied a total of 94 rules in 30 ms. Remains 149 /196 variables (removed 47) and now considering 174/226 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 149/196 places, 174/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 173 transition count 203
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 173 transition count 203
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 54 place count 165 transition count 194
Iterating global reduction 0 with 8 rules applied. Total rules applied 62 place count 165 transition count 194
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 69 place count 158 transition count 186
Iterating global reduction 0 with 7 rules applied. Total rules applied 76 place count 158 transition count 186
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 83 place count 151 transition count 177
Iterating global reduction 0 with 7 rules applied. Total rules applied 90 place count 151 transition count 177
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 95 place count 146 transition count 170
Iterating global reduction 0 with 5 rules applied. Total rules applied 100 place count 146 transition count 170
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 104 place count 142 transition count 166
Iterating global reduction 0 with 4 rules applied. Total rules applied 108 place count 142 transition count 166
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 110 place count 140 transition count 164
Iterating global reduction 0 with 2 rules applied. Total rules applied 112 place count 140 transition count 164
Applied a total of 112 rules in 22 ms. Remains 140 /196 variables (removed 56) and now considering 164/226 (removed 62) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 140/196 places, 164/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 19 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 196/196 places, 226/226 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 177 transition count 207
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 177 transition count 207
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 45 place count 170 transition count 200
Iterating global reduction 0 with 7 rules applied. Total rules applied 52 place count 170 transition count 200
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 57 place count 165 transition count 194
Iterating global reduction 0 with 5 rules applied. Total rules applied 62 place count 165 transition count 194
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 67 place count 160 transition count 188
Iterating global reduction 0 with 5 rules applied. Total rules applied 72 place count 160 transition count 188
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 76 place count 156 transition count 181
Iterating global reduction 0 with 4 rules applied. Total rules applied 80 place count 156 transition count 181
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 83 place count 153 transition count 178
Iterating global reduction 0 with 3 rules applied. Total rules applied 86 place count 153 transition count 178
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 89 place count 150 transition count 175
Iterating global reduction 0 with 3 rules applied. Total rules applied 92 place count 150 transition count 175
Applied a total of 92 rules in 26 ms. Remains 150 /196 variables (removed 46) and now considering 175/226 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 150/196 places, 175/226 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:59:01] [INFO ] Input system was already deterministic with 175 transitions.
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:59:01] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:59:01] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 22:59:01] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 196 places, 226 transitions and 594 arcs took 1 ms.
Total runtime 5369 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DiscoveryGPU-PT-08b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA DiscoveryGPU-PT-08b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-08b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678316644555

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 4 (type EXCL) for 3 DiscoveryGPU-PT-08b-CTLFireability-02
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-02
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 19 (type EXCL) for 18 DiscoveryGPU-PT-08b-CTLFireability-07
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-07
lola: result : true
lola: markings : 28
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 22 (type EXCL) for 21 DiscoveryGPU-PT-08b-CTLFireability-08
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/276 3/32 DiscoveryGPU-PT-08b-CTLFireability-08 558166 m, 111633 m/sec, 3323892 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/276 5/32 DiscoveryGPU-PT-08b-CTLFireability-08 1096267 m, 107620 m/sec, 7194918 t fired, .

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/276 8/32 DiscoveryGPU-PT-08b-CTLFireability-08 1593061 m, 99358 m/sec, 10621344 t fired, .

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/276 10/32 DiscoveryGPU-PT-08b-CTLFireability-08 2123841 m, 106156 m/sec, 14182100 t fired, .

Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/276 12/32 DiscoveryGPU-PT-08b-CTLFireability-08 2584344 m, 92100 m/sec, 17533887 t fired, .

Time elapsed: 26 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/276 14/32 DiscoveryGPU-PT-08b-CTLFireability-08 3026358 m, 88402 m/sec, 20928169 t fired, .

Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/276 16/32 DiscoveryGPU-PT-08b-CTLFireability-08 3643298 m, 123388 m/sec, 24340138 t fired, .

Time elapsed: 36 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/276 20/32 DiscoveryGPU-PT-08b-CTLFireability-08 4313751 m, 134090 m/sec, 27944321 t fired, .

Time elapsed: 41 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/276 22/32 DiscoveryGPU-PT-08b-CTLFireability-08 4860282 m, 109306 m/sec, 31572246 t fired, .

Time elapsed: 46 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/276 24/32 DiscoveryGPU-PT-08b-CTLFireability-08 5340477 m, 96039 m/sec, 35230036 t fired, .

Time elapsed: 51 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/276 26/32 DiscoveryGPU-PT-08b-CTLFireability-08 5791700 m, 90244 m/sec, 38623917 t fired, .

Time elapsed: 56 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/276 28/32 DiscoveryGPU-PT-08b-CTLFireability-08 6249917 m, 91643 m/sec, 41972674 t fired, .

Time elapsed: 61 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/276 30/32 DiscoveryGPU-PT-08b-CTLFireability-08 6687035 m, 87423 m/sec, 45198244 t fired, .

Time elapsed: 66 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/276 32/32 DiscoveryGPU-PT-08b-CTLFireability-08 7068870 m, 76367 m/sec, 48430662 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 DiscoveryGPU-PT-08b-CTLFireability-15
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-15
lola: result : false
lola: markings : 442
lola: fired transitions : 1019
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DiscoveryGPU-PT-08b-CTLFireability-14
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-14
lola: result : false
lola: markings : 123
lola: fired transitions : 147
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DiscoveryGPU-PT-08b-CTLFireability-13
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/352 4/32 DiscoveryGPU-PT-08b-CTLFireability-13 636239 m, 127247 m/sec, 2366999 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/352 8/32 DiscoveryGPU-PT-08b-CTLFireability-13 1255366 m, 123825 m/sec, 4862428 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/352 12/32 DiscoveryGPU-PT-08b-CTLFireability-13 1883959 m, 125718 m/sec, 7370054 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/352 15/32 DiscoveryGPU-PT-08b-CTLFireability-13 2509827 m, 125173 m/sec, 9861273 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/352 18/32 DiscoveryGPU-PT-08b-CTLFireability-13 3014517 m, 100938 m/sec, 12263170 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/352 20/32 DiscoveryGPU-PT-08b-CTLFireability-13 3488212 m, 94739 m/sec, 14744635 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/352 22/32 DiscoveryGPU-PT-08b-CTLFireability-13 3938071 m, 89971 m/sec, 17224486 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/352 24/32 DiscoveryGPU-PT-08b-CTLFireability-13 4416081 m, 95602 m/sec, 19723266 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/352 26/32 DiscoveryGPU-PT-08b-CTLFireability-13 4864233 m, 89630 m/sec, 22204902 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/352 29/32 DiscoveryGPU-PT-08b-CTLFireability-13 5323556 m, 91864 m/sec, 24676897 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/352 31/32 DiscoveryGPU-PT-08b-CTLFireability-13 5860393 m, 107367 m/sec, 27017883 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 37 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 31 (type EXCL) for 30 DiscoveryGPU-PT-08b-CTLFireability-11
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/384 6/32 DiscoveryGPU-PT-08b-CTLFireability-11 1069257 m, 213851 m/sec, 2192580 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/384 12/32 DiscoveryGPU-PT-08b-CTLFireability-11 2145386 m, 215225 m/sec, 4520948 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/384 19/32 DiscoveryGPU-PT-08b-CTLFireability-11 3258926 m, 222708 m/sec, 6909377 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/384 25/32 DiscoveryGPU-PT-08b-CTLFireability-11 4386604 m, 225535 m/sec, 9299210 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/384 31/32 DiscoveryGPU-PT-08b-CTLFireability-11 5468509 m, 216381 m/sec, 11682521 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 31 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 24 DiscoveryGPU-PT-08b-CTLFireability-09
lola: time limit : 429 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-09
lola: result : false
lola: markings : 163
lola: fired transitions : 174
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DiscoveryGPU-PT-08b-CTLFireability-05
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/490 3/32 DiscoveryGPU-PT-08b-CTLFireability-05 448915 m, 89783 m/sec, 2460125 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/490 6/32 DiscoveryGPU-PT-08b-CTLFireability-05 885259 m, 87268 m/sec, 5081825 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/490 8/32 DiscoveryGPU-PT-08b-CTLFireability-05 1341202 m, 91188 m/sec, 7715354 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/490 11/32 DiscoveryGPU-PT-08b-CTLFireability-05 1799597 m, 91679 m/sec, 10342313 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/490 14/32 DiscoveryGPU-PT-08b-CTLFireability-05 2246049 m, 89290 m/sec, 12991826 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/490 16/32 DiscoveryGPU-PT-08b-CTLFireability-05 2688294 m, 88449 m/sec, 15583301 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/490 18/32 DiscoveryGPU-PT-08b-CTLFireability-05 3081719 m, 78685 m/sec, 18071882 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/490 20/32 DiscoveryGPU-PT-08b-CTLFireability-05 3457666 m, 75189 m/sec, 20617478 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/490 22/32 DiscoveryGPU-PT-08b-CTLFireability-05 3828449 m, 74156 m/sec, 23207100 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/490 23/32 DiscoveryGPU-PT-08b-CTLFireability-05 4193525 m, 73015 m/sec, 25755494 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/490 25/32 DiscoveryGPU-PT-08b-CTLFireability-05 4581806 m, 77656 m/sec, 28334380 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/490 27/32 DiscoveryGPU-PT-08b-CTLFireability-05 4950253 m, 73689 m/sec, 30919564 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/490 29/32 DiscoveryGPU-PT-08b-CTLFireability-05 5326265 m, 75202 m/sec, 33466243 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/490 31/32 DiscoveryGPU-PT-08b-CTLFireability-05 5728637 m, 80474 m/sec, 35930311 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/490 32/32 DiscoveryGPU-PT-08b-CTLFireability-05 6138976 m, 82067 m/sec, 38411450 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 DiscoveryGPU-PT-08b-CTLFireability-04
lola: time limit : 559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-04
lola: result : false
lola: markings : 396
lola: fired transitions : 807
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DiscoveryGPU-PT-08b-CTLFireability-03
lola: time limit : 670 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-03
lola: result : true
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DiscoveryGPU-PT-08b-CTLFireability-12
lola: time limit : 838 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 5/838 4/32 DiscoveryGPU-PT-08b-CTLFireability-12 874223 m, 174844 m/sec, 4804875 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 10/838 7/32 DiscoveryGPU-PT-08b-CTLFireability-12 1783552 m, 181865 m/sec, 9613971 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 15/838 11/32 DiscoveryGPU-PT-08b-CTLFireability-12 2618437 m, 166977 m/sec, 14253094 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 20/838 14/32 DiscoveryGPU-PT-08b-CTLFireability-12 3453787 m, 167070 m/sec, 18762838 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 25/838 17/32 DiscoveryGPU-PT-08b-CTLFireability-12 4272449 m, 163732 m/sec, 23554047 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 30/838 20/32 DiscoveryGPU-PT-08b-CTLFireability-12 5114215 m, 168353 m/sec, 28199896 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 35/838 23/32 DiscoveryGPU-PT-08b-CTLFireability-12 5865425 m, 150242 m/sec, 32641328 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 40/838 26/32 DiscoveryGPU-PT-08b-CTLFireability-12 6643770 m, 155669 m/sec, 37117463 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 45/838 29/32 DiscoveryGPU-PT-08b-CTLFireability-12 7449765 m, 161199 m/sec, 41778336 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 AGEF EXCL 50/838 32/32 DiscoveryGPU-PT-08b-CTLFireability-12 8164300 m, 142907 m/sec, 46617996 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 34 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 27 DiscoveryGPU-PT-08b-CTLFireability-10
lola: time limit : 1099 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-10
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DiscoveryGPU-PT-08b-CTLFireability-01
lola: time limit : 1649 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-01
lola: result : false
lola: markings : 4
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DiscoveryGPU-PT-08b-CTLFireability-06
lola: time limit : 3299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DiscoveryGPU-PT-08b-CTLFireability-06
lola: result : true
lola: markings : 87587
lola: fired transitions : 762210
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-08b-CTLFireability-01: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-04: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-05: CTL unknown AGGR
DiscoveryGPU-PT-08b-CTLFireability-06: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-08: CTL unknown AGGR
DiscoveryGPU-PT-08b-CTLFireability-09: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-10: AGAF false state space /EFEG
DiscoveryGPU-PT-08b-CTLFireability-11: CTL unknown AGGR
DiscoveryGPU-PT-08b-CTLFireability-12: AGEF unknown AGGR
DiscoveryGPU-PT-08b-CTLFireability-13: CTL unknown AGGR
DiscoveryGPU-PT-08b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-08b-CTLFireability-15: CTL false CTL model checker


Time elapsed: 302 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-08b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DiscoveryGPU-PT-08b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414100322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-08b.tgz
mv DiscoveryGPU-PT-08b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;