Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414000306.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DiscoveryGPU-PT-07b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414000306
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 8.0K Feb 25 13:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 25 13:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 13:36 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 13:36 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 13:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 13:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 13:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 13:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 54K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-07b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678315008641

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-07b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 22:36:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 22:36:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 22:36:52] [INFO ] Load time of PNML (sax parser for PT used): 120 ms
[2023-03-08 22:36:52] [INFO ] Transformed 212 places.
[2023-03-08 22:36:52] [INFO ] Transformed 224 transitions.
[2023-03-08 22:36:52] [INFO ] Found NUPN structural information;
[2023-03-08 22:36:52] [INFO ] Parsed PT model containing 212 places and 224 transitions and 582 arcs in 236 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Support contains 92 out of 212 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 212/212 places, 224/224 transitions.
Reduce places removed 14 places and 0 transitions.
Iterating post reduction 0 with 14 rules applied. Total rules applied 14 place count 198 transition count 224
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 26 place count 186 transition count 212
Iterating global reduction 1 with 12 rules applied. Total rules applied 38 place count 186 transition count 212
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 39 place count 185 transition count 211
Iterating global reduction 1 with 1 rules applied. Total rules applied 40 place count 185 transition count 211
Applied a total of 40 rules in 76 ms. Remains 185 /212 variables (removed 27) and now considering 211/224 (removed 13) transitions.
// Phase 1: matrix 211 rows 185 cols
[2023-03-08 22:36:52] [INFO ] Computed 2 place invariants in 28 ms
[2023-03-08 22:36:52] [INFO ] Implicit Places using invariants in 351 ms returned []
[2023-03-08 22:36:52] [INFO ] Invariant cache hit.
[2023-03-08 22:36:53] [INFO ] Implicit Places using invariants and state equation in 242 ms returned []
Implicit Place search using SMT with State Equation took 654 ms to find 0 implicit places.
[2023-03-08 22:36:53] [INFO ] Invariant cache hit.
[2023-03-08 22:36:53] [INFO ] Dead Transitions using invariants and state equation in 231 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 185/212 places, 211/224 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 967 ms. Remains : 185/212 places, 211/224 transitions.
Support contains 92 out of 185 places after structural reductions.
[2023-03-08 22:36:53] [INFO ] Flatten gal took : 70 ms
[2023-03-08 22:36:53] [INFO ] Flatten gal took : 26 ms
[2023-03-08 22:36:53] [INFO ] Input system was already deterministic with 211 transitions.
Incomplete random walk after 10000 steps, including 43 resets, run finished after 569 ms. (steps per millisecond=17 ) properties (out of 83) seen :77
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 10 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 4) seen :1
Running SMT prover for 3 properties.
[2023-03-08 22:36:54] [INFO ] Invariant cache hit.
[2023-03-08 22:36:55] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-08 22:36:55] [INFO ] After 279ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:2
[2023-03-08 22:36:55] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-08 22:36:55] [INFO ] After 206ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :2
[2023-03-08 22:36:55] [INFO ] Deduced a trap composed of 10 places in 153 ms of which 13 ms to minimize.
[2023-03-08 22:36:56] [INFO ] Deduced a trap composed of 18 places in 188 ms of which 2 ms to minimize.
[2023-03-08 22:36:56] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 2 trap constraints in 375 ms
[2023-03-08 22:36:56] [INFO ] After 652ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-03-08 22:36:56] [INFO ] After 815ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Finished Parikh walk after 67 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=33 )
Parikh walk visited 1 properties in 11 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 26 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 16 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 211 transitions.
Support contains 83 out of 185 places (down from 88) after GAL structural reductions.
Computed a total of 31 stabilizing places and 31 stable transitions
Graph (complete) has 337 edges and 185 vertex of which 177 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.6 ms
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 154 transition count 180
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 154 transition count 180
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 70 place count 146 transition count 172
Iterating global reduction 0 with 8 rules applied. Total rules applied 78 place count 146 transition count 172
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 84 place count 140 transition count 165
Iterating global reduction 0 with 6 rules applied. Total rules applied 90 place count 140 transition count 165
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 96 place count 134 transition count 156
Iterating global reduction 0 with 6 rules applied. Total rules applied 102 place count 134 transition count 156
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 108 place count 128 transition count 148
Iterating global reduction 0 with 6 rules applied. Total rules applied 114 place count 128 transition count 148
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 119 place count 123 transition count 143
Iterating global reduction 0 with 5 rules applied. Total rules applied 124 place count 123 transition count 143
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 126 place count 121 transition count 141
Iterating global reduction 0 with 2 rules applied. Total rules applied 128 place count 121 transition count 141
Applied a total of 128 rules in 78 ms. Remains 121 /185 variables (removed 64) and now considering 141/211 (removed 70) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 78 ms. Remains : 121/185 places, 141/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 14 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 141 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 155 transition count 181
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 155 transition count 181
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 67 place count 148 transition count 174
Iterating global reduction 0 with 7 rules applied. Total rules applied 74 place count 148 transition count 174
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 78 place count 144 transition count 170
Iterating global reduction 0 with 4 rules applied. Total rules applied 82 place count 144 transition count 170
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 86 place count 140 transition count 164
Iterating global reduction 0 with 4 rules applied. Total rules applied 90 place count 140 transition count 164
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 94 place count 136 transition count 158
Iterating global reduction 0 with 4 rules applied. Total rules applied 98 place count 136 transition count 158
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 102 place count 132 transition count 154
Iterating global reduction 0 with 4 rules applied. Total rules applied 106 place count 132 transition count 154
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 108 place count 130 transition count 152
Iterating global reduction 0 with 2 rules applied. Total rules applied 110 place count 130 transition count 152
Applied a total of 110 rules in 40 ms. Remains 130 /185 variables (removed 55) and now considering 152/211 (removed 59) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 130/185 places, 152/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 16 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 152 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 158 transition count 184
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 158 transition count 184
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 60 place count 152 transition count 178
Iterating global reduction 0 with 6 rules applied. Total rules applied 66 place count 152 transition count 178
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 70 place count 148 transition count 173
Iterating global reduction 0 with 4 rules applied. Total rules applied 74 place count 148 transition count 173
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 77 place count 145 transition count 169
Iterating global reduction 0 with 3 rules applied. Total rules applied 80 place count 145 transition count 169
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 82 place count 143 transition count 166
Iterating global reduction 0 with 2 rules applied. Total rules applied 84 place count 143 transition count 166
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 85 place count 142 transition count 165
Iterating global reduction 0 with 1 rules applied. Total rules applied 86 place count 142 transition count 165
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 87 place count 141 transition count 164
Iterating global reduction 0 with 1 rules applied. Total rules applied 88 place count 141 transition count 164
Applied a total of 88 rules in 37 ms. Remains 141 /185 variables (removed 44) and now considering 164/211 (removed 47) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 141/185 places, 164/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 17 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 18 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Graph (complete) has 337 edges and 185 vertex of which 177 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.3 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 37 transitions
Trivial Post-agglo rules discarded 37 transitions
Performed 37 trivial Post agglomeration. Transition count delta: 37
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 176 transition count 165
Reduce places removed 37 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 38 rules applied. Total rules applied 76 place count 139 transition count 164
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 77 place count 138 transition count 164
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 13 Pre rules applied. Total rules applied 77 place count 138 transition count 151
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 103 place count 125 transition count 151
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 115 place count 113 transition count 139
Iterating global reduction 3 with 12 rules applied. Total rules applied 127 place count 113 transition count 139
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 127 place count 113 transition count 138
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 129 place count 112 transition count 138
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 134 place count 107 transition count 133
Iterating global reduction 3 with 5 rules applied. Total rules applied 139 place count 107 transition count 133
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 144 place count 102 transition count 126
Iterating global reduction 3 with 5 rules applied. Total rules applied 149 place count 102 transition count 126
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 154 place count 97 transition count 118
Iterating global reduction 3 with 5 rules applied. Total rules applied 159 place count 97 transition count 118
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 162 place count 94 transition count 115
Iterating global reduction 3 with 3 rules applied. Total rules applied 165 place count 94 transition count 115
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 195 place count 79 transition count 100
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 196 place count 78 transition count 99
Iterating global reduction 3 with 1 rules applied. Total rules applied 197 place count 78 transition count 99
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 198 place count 77 transition count 97
Iterating global reduction 3 with 1 rules applied. Total rules applied 199 place count 77 transition count 97
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 200 place count 76 transition count 96
Iterating global reduction 3 with 1 rules applied. Total rules applied 201 place count 76 transition count 96
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 203 place count 74 transition count 94
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 3 with 8 rules applied. Total rules applied 211 place count 73 transition count 87
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 9 rules applied. Total rules applied 220 place count 66 transition count 85
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 222 place count 65 transition count 84
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 223 place count 64 transition count 84
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 223 place count 64 transition count 83
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 225 place count 63 transition count 83
Applied a total of 225 rules in 105 ms. Remains 63 /185 variables (removed 122) and now considering 83/211 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 105 ms. Remains : 63/185 places, 83/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 83 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 155 transition count 181
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 155 transition count 181
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 67 place count 148 transition count 174
Iterating global reduction 0 with 7 rules applied. Total rules applied 74 place count 148 transition count 174
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 80 place count 142 transition count 167
Iterating global reduction 0 with 6 rules applied. Total rules applied 86 place count 142 transition count 167
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 92 place count 136 transition count 158
Iterating global reduction 0 with 6 rules applied. Total rules applied 98 place count 136 transition count 158
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 104 place count 130 transition count 150
Iterating global reduction 0 with 6 rules applied. Total rules applied 110 place count 130 transition count 150
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 115 place count 125 transition count 145
Iterating global reduction 0 with 5 rules applied. Total rules applied 120 place count 125 transition count 145
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 122 place count 123 transition count 143
Iterating global reduction 0 with 2 rules applied. Total rules applied 124 place count 123 transition count 143
Applied a total of 124 rules in 23 ms. Remains 123 /185 variables (removed 62) and now considering 143/211 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 123/185 places, 143/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 16 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 143 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Graph (complete) has 337 edges and 185 vertex of which 177 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 41 place count 176 transition count 162
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 1 with 40 rules applied. Total rules applied 81 place count 136 transition count 162
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 81 place count 136 transition count 149
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 107 place count 123 transition count 149
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 118 place count 112 transition count 138
Iterating global reduction 2 with 11 rules applied. Total rules applied 129 place count 112 transition count 138
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 129 place count 112 transition count 136
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 133 place count 110 transition count 136
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 138 place count 105 transition count 131
Iterating global reduction 2 with 5 rules applied. Total rules applied 143 place count 105 transition count 131
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 148 place count 100 transition count 124
Iterating global reduction 2 with 5 rules applied. Total rules applied 153 place count 100 transition count 124
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 158 place count 95 transition count 116
Iterating global reduction 2 with 5 rules applied. Total rules applied 163 place count 95 transition count 116
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 166 place count 92 transition count 113
Iterating global reduction 2 with 3 rules applied. Total rules applied 169 place count 92 transition count 113
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 203 place count 75 transition count 96
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 204 place count 74 transition count 95
Iterating global reduction 2 with 1 rules applied. Total rules applied 205 place count 74 transition count 95
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 206 place count 73 transition count 93
Iterating global reduction 2 with 1 rules applied. Total rules applied 207 place count 73 transition count 93
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 208 place count 72 transition count 92
Iterating global reduction 2 with 1 rules applied. Total rules applied 209 place count 72 transition count 92
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 210 place count 72 transition count 92
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 212 place count 70 transition count 90
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 82 edges and 68 vertex of which 64 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 69 edges and 64 vertex of which 26 / 64 are part of one of the 13 SCC in 3 ms
Free SCC test removed 13 places
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 2 with 25 rules applied. Total rules applied 237 place count 51 transition count 64
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 3 with 34 rules applied. Total rules applied 271 place count 30 transition count 51
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 276 place count 25 transition count 41
Iterating global reduction 4 with 5 rules applied. Total rules applied 281 place count 25 transition count 41
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 286 place count 20 transition count 31
Iterating global reduction 4 with 5 rules applied. Total rules applied 291 place count 20 transition count 31
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 296 place count 15 transition count 21
Iterating global reduction 4 with 5 rules applied. Total rules applied 301 place count 15 transition count 21
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 306 place count 10 transition count 16
Iterating global reduction 4 with 5 rules applied. Total rules applied 311 place count 10 transition count 16
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 4 with 2 rules applied. Total rules applied 313 place count 10 transition count 14
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 4 with 2 rules applied. Total rules applied 315 place count 10 transition count 12
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 317 place count 8 transition count 12
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 319 place count 6 transition count 10
Applied a total of 319 rules in 65 ms. Remains 6 /185 variables (removed 179) and now considering 10/211 (removed 201) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 65 ms. Remains : 6/185 places, 10/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 10 transitions.
Finished random walk after 10 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=5 )
FORMULA DiscoveryGPU-PT-07b-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 155 transition count 181
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 155 transition count 181
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 68 place count 147 transition count 173
Iterating global reduction 0 with 8 rules applied. Total rules applied 76 place count 147 transition count 173
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 82 place count 141 transition count 166
Iterating global reduction 0 with 6 rules applied. Total rules applied 88 place count 141 transition count 166
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 94 place count 135 transition count 157
Iterating global reduction 0 with 6 rules applied. Total rules applied 100 place count 135 transition count 157
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 106 place count 129 transition count 149
Iterating global reduction 0 with 6 rules applied. Total rules applied 112 place count 129 transition count 149
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 117 place count 124 transition count 144
Iterating global reduction 0 with 5 rules applied. Total rules applied 122 place count 124 transition count 144
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 124 place count 122 transition count 142
Iterating global reduction 0 with 2 rules applied. Total rules applied 126 place count 122 transition count 142
Applied a total of 126 rules in 28 ms. Remains 122 /185 variables (removed 63) and now considering 142/211 (removed 69) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 122/185 places, 142/211 transitions.
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:56] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:36:56] [INFO ] Input system was already deterministic with 142 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 156 transition count 182
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 156 transition count 182
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 66 place count 148 transition count 174
Iterating global reduction 0 with 8 rules applied. Total rules applied 74 place count 148 transition count 174
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 80 place count 142 transition count 167
Iterating global reduction 0 with 6 rules applied. Total rules applied 86 place count 142 transition count 167
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 91 place count 137 transition count 160
Iterating global reduction 0 with 5 rules applied. Total rules applied 96 place count 137 transition count 160
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 99 place count 134 transition count 157
Iterating global reduction 0 with 3 rules applied. Total rules applied 102 place count 134 transition count 157
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 104 place count 132 transition count 155
Iterating global reduction 0 with 2 rules applied. Total rules applied 106 place count 132 transition count 155
Applied a total of 106 rules in 23 ms. Remains 132 /185 variables (removed 53) and now considering 155/211 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 132/185 places, 155/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 155 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Graph (complete) has 337 edges and 185 vertex of which 177 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 176 transition count 166
Reduce places removed 36 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 37 rules applied. Total rules applied 74 place count 140 transition count 165
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 75 place count 139 transition count 165
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 16 Pre rules applied. Total rules applied 75 place count 139 transition count 149
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 107 place count 123 transition count 149
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 118 place count 112 transition count 138
Iterating global reduction 3 with 11 rules applied. Total rules applied 129 place count 112 transition count 138
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 134 place count 107 transition count 133
Iterating global reduction 3 with 5 rules applied. Total rules applied 139 place count 107 transition count 133
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 143 place count 103 transition count 127
Iterating global reduction 3 with 4 rules applied. Total rules applied 147 place count 103 transition count 127
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 150 place count 100 transition count 122
Iterating global reduction 3 with 3 rules applied. Total rules applied 153 place count 100 transition count 122
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 155 place count 98 transition count 120
Iterating global reduction 3 with 2 rules applied. Total rules applied 157 place count 98 transition count 120
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 3 with 34 rules applied. Total rules applied 191 place count 81 transition count 103
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 192 place count 80 transition count 102
Iterating global reduction 3 with 1 rules applied. Total rules applied 193 place count 80 transition count 102
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 194 place count 79 transition count 100
Iterating global reduction 3 with 1 rules applied. Total rules applied 195 place count 79 transition count 100
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 196 place count 78 transition count 99
Iterating global reduction 3 with 1 rules applied. Total rules applied 197 place count 78 transition count 99
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 198 place count 78 transition count 99
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 200 place count 76 transition count 97
Applied a total of 200 rules in 47 ms. Remains 76 /185 variables (removed 109) and now considering 97/211 (removed 114) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 47 ms. Remains : 76/185 places, 97/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Graph (complete) has 337 edges and 185 vertex of which 177 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 176 transition count 168
Reduce places removed 34 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 36 rules applied. Total rules applied 71 place count 142 transition count 166
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 73 place count 140 transition count 166
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 16 Pre rules applied. Total rules applied 73 place count 140 transition count 150
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 105 place count 124 transition count 150
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 115 place count 114 transition count 140
Iterating global reduction 3 with 10 rules applied. Total rules applied 125 place count 114 transition count 140
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 129 place count 110 transition count 136
Iterating global reduction 3 with 4 rules applied. Total rules applied 133 place count 110 transition count 136
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 137 place count 106 transition count 130
Iterating global reduction 3 with 4 rules applied. Total rules applied 141 place count 106 transition count 130
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 144 place count 103 transition count 125
Iterating global reduction 3 with 3 rules applied. Total rules applied 147 place count 103 transition count 125
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 149 place count 101 transition count 123
Iterating global reduction 3 with 2 rules applied. Total rules applied 151 place count 101 transition count 123
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 3 with 34 rules applied. Total rules applied 185 place count 84 transition count 106
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 186 place count 83 transition count 105
Iterating global reduction 3 with 1 rules applied. Total rules applied 187 place count 83 transition count 105
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 188 place count 82 transition count 103
Iterating global reduction 3 with 1 rules applied. Total rules applied 189 place count 82 transition count 103
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 190 place count 81 transition count 102
Iterating global reduction 3 with 1 rules applied. Total rules applied 191 place count 81 transition count 102
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 193 place count 79 transition count 100
Applied a total of 193 rules in 42 ms. Remains 79 /185 variables (removed 106) and now considering 100/211 (removed 111) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 42 ms. Remains : 79/185 places, 100/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 100 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 161 transition count 187
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 161 transition count 187
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 54 place count 155 transition count 181
Iterating global reduction 0 with 6 rules applied. Total rules applied 60 place count 155 transition count 181
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 64 place count 151 transition count 176
Iterating global reduction 0 with 4 rules applied. Total rules applied 68 place count 151 transition count 176
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 70 place count 149 transition count 174
Iterating global reduction 0 with 2 rules applied. Total rules applied 72 place count 149 transition count 174
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 74 place count 147 transition count 171
Iterating global reduction 0 with 2 rules applied. Total rules applied 76 place count 147 transition count 171
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 146 transition count 170
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 146 transition count 170
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 145 transition count 169
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 145 transition count 169
Applied a total of 80 rules in 26 ms. Remains 145 /185 variables (removed 40) and now considering 169/211 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 145/185 places, 169/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 8 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 153 transition count 179
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 153 transition count 179
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 72 place count 145 transition count 171
Iterating global reduction 0 with 8 rules applied. Total rules applied 80 place count 145 transition count 171
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 86 place count 139 transition count 164
Iterating global reduction 0 with 6 rules applied. Total rules applied 92 place count 139 transition count 164
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 98 place count 133 transition count 155
Iterating global reduction 0 with 6 rules applied. Total rules applied 104 place count 133 transition count 155
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 110 place count 127 transition count 147
Iterating global reduction 0 with 6 rules applied. Total rules applied 116 place count 127 transition count 147
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 121 place count 122 transition count 142
Iterating global reduction 0 with 5 rules applied. Total rules applied 126 place count 122 transition count 142
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 128 place count 120 transition count 140
Iterating global reduction 0 with 2 rules applied. Total rules applied 130 place count 120 transition count 140
Applied a total of 130 rules in 21 ms. Remains 120 /185 variables (removed 65) and now considering 140/211 (removed 71) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 120/185 places, 140/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 153 transition count 179
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 153 transition count 179
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 71 place count 146 transition count 172
Iterating global reduction 0 with 7 rules applied. Total rules applied 78 place count 146 transition count 172
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 83 place count 141 transition count 167
Iterating global reduction 0 with 5 rules applied. Total rules applied 88 place count 141 transition count 167
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 93 place count 136 transition count 159
Iterating global reduction 0 with 5 rules applied. Total rules applied 98 place count 136 transition count 159
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 103 place count 131 transition count 152
Iterating global reduction 0 with 5 rules applied. Total rules applied 108 place count 131 transition count 152
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 113 place count 126 transition count 147
Iterating global reduction 0 with 5 rules applied. Total rules applied 118 place count 126 transition count 147
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 120 place count 124 transition count 145
Iterating global reduction 0 with 2 rules applied. Total rules applied 122 place count 124 transition count 145
Applied a total of 122 rules in 21 ms. Remains 124 /185 variables (removed 61) and now considering 145/211 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 124/185 places, 145/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 145 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 157 transition count 183
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 157 transition count 183
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 63 place count 150 transition count 176
Iterating global reduction 0 with 7 rules applied. Total rules applied 70 place count 150 transition count 176
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 74 place count 146 transition count 172
Iterating global reduction 0 with 4 rules applied. Total rules applied 78 place count 146 transition count 172
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 82 place count 142 transition count 166
Iterating global reduction 0 with 4 rules applied. Total rules applied 86 place count 142 transition count 166
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 90 place count 138 transition count 160
Iterating global reduction 0 with 4 rules applied. Total rules applied 94 place count 138 transition count 160
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 97 place count 135 transition count 157
Iterating global reduction 0 with 3 rules applied. Total rules applied 100 place count 135 transition count 157
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 102 place count 133 transition count 155
Iterating global reduction 0 with 2 rules applied. Total rules applied 104 place count 133 transition count 155
Applied a total of 104 rules in 24 ms. Remains 133 /185 variables (removed 52) and now considering 155/211 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 133/185 places, 155/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 155 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 159 transition count 185
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 159 transition count 185
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 59 place count 152 transition count 178
Iterating global reduction 0 with 7 rules applied. Total rules applied 66 place count 152 transition count 178
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 70 place count 148 transition count 174
Iterating global reduction 0 with 4 rules applied. Total rules applied 74 place count 148 transition count 174
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 78 place count 144 transition count 168
Iterating global reduction 0 with 4 rules applied. Total rules applied 82 place count 144 transition count 168
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 86 place count 140 transition count 162
Iterating global reduction 0 with 4 rules applied. Total rules applied 90 place count 140 transition count 162
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 93 place count 137 transition count 159
Iterating global reduction 0 with 3 rules applied. Total rules applied 96 place count 137 transition count 159
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 98 place count 135 transition count 157
Iterating global reduction 0 with 2 rules applied. Total rules applied 100 place count 135 transition count 157
Applied a total of 100 rules in 22 ms. Remains 135 /185 variables (removed 50) and now considering 157/211 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 135/185 places, 157/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 157 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 211/211 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 157 transition count 183
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 157 transition count 183
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 63 place count 150 transition count 176
Iterating global reduction 0 with 7 rules applied. Total rules applied 70 place count 150 transition count 176
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 75 place count 145 transition count 171
Iterating global reduction 0 with 5 rules applied. Total rules applied 80 place count 145 transition count 171
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 85 place count 140 transition count 163
Iterating global reduction 0 with 5 rules applied. Total rules applied 90 place count 140 transition count 163
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 94 place count 136 transition count 158
Iterating global reduction 0 with 4 rules applied. Total rules applied 98 place count 136 transition count 158
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 102 place count 132 transition count 154
Iterating global reduction 0 with 4 rules applied. Total rules applied 106 place count 132 transition count 154
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 107 place count 131 transition count 153
Iterating global reduction 0 with 1 rules applied. Total rules applied 108 place count 131 transition count 153
Applied a total of 108 rules in 20 ms. Remains 131 /185 variables (removed 54) and now considering 153/211 (removed 58) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 131/185 places, 153/211 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:36:57] [INFO ] Input system was already deterministic with 153 transitions.
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:36:57] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:36:57] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 22:36:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 185 places, 211 transitions and 546 arcs took 2 ms.
Total runtime 5500 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DiscoveryGPU-PT-07b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DiscoveryGPU-PT-07b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-07b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678315356083

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 14 (type EXCL) for 13 DiscoveryGPU-PT-07b-CTLFireability-03
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 14 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-03
lola: result : false
lola: markings : 365626
lola: fired transitions : 1369495
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 47 (type EXCL) for 46 DiscoveryGPU-PT-07b-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-15
lola: result : true
lola: markings : 616
lola: fired transitions : 803
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DiscoveryGPU-PT-07b-CTLFireability-14
lola: time limit : 257 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/257 3/32 DiscoveryGPU-PT-07b-CTLFireability-14 383788 m, 76757 m/sec, 1783314 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/257 5/32 DiscoveryGPU-PT-07b-CTLFireability-14 896907 m, 102623 m/sec, 4299781 t fired, .

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/257 7/32 DiscoveryGPU-PT-07b-CTLFireability-14 1400221 m, 100662 m/sec, 6781466 t fired, .

Time elapsed: 16 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/257 9/32 DiscoveryGPU-PT-07b-CTLFireability-14 1859228 m, 91801 m/sec, 9078809 t fired, .

Time elapsed: 21 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 24/257 11/32 DiscoveryGPU-PT-07b-CTLFireability-14 2309832 m, 90120 m/sec, 11344818 t fired, .

Time elapsed: 26 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 29/257 14/32 DiscoveryGPU-PT-07b-CTLFireability-14 2802775 m, 98588 m/sec, 13842748 t fired, .

Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 34/257 15/32 DiscoveryGPU-PT-07b-CTLFireability-14 3216147 m, 82674 m/sec, 16260789 t fired, .

Time elapsed: 36 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 39/257 17/32 DiscoveryGPU-PT-07b-CTLFireability-14 3632699 m, 83310 m/sec, 18714524 t fired, .

Time elapsed: 41 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 44/257 19/32 DiscoveryGPU-PT-07b-CTLFireability-14 3990087 m, 71477 m/sec, 20901702 t fired, .

Time elapsed: 46 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 49/257 20/32 DiscoveryGPU-PT-07b-CTLFireability-14 4355500 m, 73082 m/sec, 23070756 t fired, .

Time elapsed: 51 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 54/257 22/32 DiscoveryGPU-PT-07b-CTLFireability-14 4765184 m, 81936 m/sec, 25544629 t fired, .

Time elapsed: 56 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 59/257 25/32 DiscoveryGPU-PT-07b-CTLFireability-14 5246929 m, 96349 m/sec, 28017117 t fired, .

Time elapsed: 61 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 64/257 27/32 DiscoveryGPU-PT-07b-CTLFireability-14 5716869 m, 93988 m/sec, 30522597 t fired, .

Time elapsed: 66 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 69/257 29/32 DiscoveryGPU-PT-07b-CTLFireability-14 6144914 m, 85609 m/sec, 32924958 t fired, .

Time elapsed: 71 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 74/257 31/32 DiscoveryGPU-PT-07b-CTLFireability-14 6582361 m, 87489 m/sec, 35362412 t fired, .

Time elapsed: 76 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 79/257 32/32 DiscoveryGPU-PT-07b-CTLFireability-14 7001743 m, 83876 m/sec, 37662048 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 44 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 41 (type EXCL) for 40 DiscoveryGPU-PT-07b-CTLFireability-13
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-13
lola: result : true
lola: markings : 27
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DiscoveryGPU-PT-07b-CTLFireability-12
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-12
lola: result : false
lola: markings : 28
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DiscoveryGPU-PT-07b-CTLFireability-11
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-11
lola: result : true
lola: markings : 59393
lola: fired transitions : 173191
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DiscoveryGPU-PT-07b-CTLFireability-10
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-10
lola: result : true
lola: markings : 169
lola: fired transitions : 184
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DiscoveryGPU-PT-07b-CTLFireability-07
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-07
lola: result : true
lola: markings : 179
lola: fired transitions : 473
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 DiscoveryGPU-PT-07b-CTLFireability-06
lola: time limit : 439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-06
lola: result : false
lola: markings : 332
lola: fired transitions : 410
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DiscoveryGPU-PT-07b-CTLFireability-04
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/502 3/32 DiscoveryGPU-PT-07b-CTLFireability-04 504142 m, 100828 m/sec, 2265438 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/502 5/32 DiscoveryGPU-PT-07b-CTLFireability-04 1006191 m, 100409 m/sec, 4760278 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/502 8/32 DiscoveryGPU-PT-07b-CTLFireability-04 1512442 m, 101250 m/sec, 7211603 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/502 10/32 DiscoveryGPU-PT-07b-CTLFireability-04 1996851 m, 96881 m/sec, 9502511 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/502 12/32 DiscoveryGPU-PT-07b-CTLFireability-04 2430052 m, 86640 m/sec, 11722161 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/502 15/32 DiscoveryGPU-PT-07b-CTLFireability-04 2915009 m, 96991 m/sec, 13999251 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/502 17/32 DiscoveryGPU-PT-07b-CTLFireability-04 3384749 m, 93948 m/sec, 16264412 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/502 19/32 DiscoveryGPU-PT-07b-CTLFireability-04 3876007 m, 98251 m/sec, 18510800 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/502 21/32 DiscoveryGPU-PT-07b-CTLFireability-04 4289673 m, 82733 m/sec, 20401823 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/502 23/32 DiscoveryGPU-PT-07b-CTLFireability-04 4717607 m, 85586 m/sec, 22774890 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/502 25/32 DiscoveryGPU-PT-07b-CTLFireability-04 5116029 m, 79684 m/sec, 25103302 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/502 27/32 DiscoveryGPU-PT-07b-CTLFireability-04 5494368 m, 75667 m/sec, 27359469 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/502 29/32 DiscoveryGPU-PT-07b-CTLFireability-04 5866448 m, 74416 m/sec, 29448583 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/502 31/32 DiscoveryGPU-PT-07b-CTLFireability-04 6207128 m, 68136 m/sec, 31515698 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/502 32/32 DiscoveryGPU-PT-07b-CTLFireability-04 6595218 m, 77618 m/sec, 33716969 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 17 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 11 (type EXCL) for 10 DiscoveryGPU-PT-07b-CTLFireability-02
lola: time limit : 572 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/572 4/32 DiscoveryGPU-PT-07b-CTLFireability-02 664680 m, 132936 m/sec, 2554859 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/572 6/32 DiscoveryGPU-PT-07b-CTLFireability-02 1164127 m, 99889 m/sec, 5027978 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/572 8/32 DiscoveryGPU-PT-07b-CTLFireability-02 1658630 m, 98900 m/sec, 7507168 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/572 10/32 DiscoveryGPU-PT-07b-CTLFireability-02 2134504 m, 95174 m/sec, 9913856 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/572 12/32 DiscoveryGPU-PT-07b-CTLFireability-02 2610212 m, 95141 m/sec, 12391495 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/572 15/32 DiscoveryGPU-PT-07b-CTLFireability-02 3162278 m, 110413 m/sec, 14697697 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/572 18/32 DiscoveryGPU-PT-07b-CTLFireability-02 3792954 m, 126135 m/sec, 16924086 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/572 22/32 DiscoveryGPU-PT-07b-CTLFireability-02 4511115 m, 143632 m/sec, 19194129 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/572 26/32 DiscoveryGPU-PT-07b-CTLFireability-02 5323093 m, 162395 m/sec, 21320082 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/572 29/32 DiscoveryGPU-PT-07b-CTLFireability-02 6045108 m, 144403 m/sec, 23245376 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/572 31/32 DiscoveryGPU-PT-07b-CTLFireability-02 6461632 m, 83304 m/sec, 24891275 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 60/572 32/32 DiscoveryGPU-PT-07b-CTLFireability-02 6637183 m, 35110 m/sec, 26251992 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 11 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 6 (type EXCL) for 3 DiscoveryGPU-PT-07b-CTLFireability-01
lola: time limit : 673 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-01
lola: result : true
lola: markings : 65
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DiscoveryGPU-PT-07b-CTLFireability-00
lola: time limit : 842 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-00
lola: result : false
lola: markings : 39
lola: fired transitions : 69
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 DiscoveryGPU-PT-07b-CTLFireability-01
lola: time limit : 1123 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-01
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DiscoveryGPU-PT-07b-CTLFireability-08
lola: time limit : 1684 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/1684 3/32 DiscoveryGPU-PT-07b-CTLFireability-08 595201 m, 119040 m/sec, 3901962 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/1684 6/32 DiscoveryGPU-PT-07b-CTLFireability-08 1141264 m, 109212 m/sec, 7802114 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/1684 8/32 DiscoveryGPU-PT-07b-CTLFireability-08 1656952 m, 103137 m/sec, 11620004 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/1684 10/32 DiscoveryGPU-PT-07b-CTLFireability-08 2192172 m, 107044 m/sec, 15704573 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/1684 12/32 DiscoveryGPU-PT-07b-CTLFireability-08 2691741 m, 99913 m/sec, 19322214 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/1684 15/32 DiscoveryGPU-PT-07b-CTLFireability-08 3189414 m, 99534 m/sec, 22920414 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/1684 17/32 DiscoveryGPU-PT-07b-CTLFireability-08 3697109 m, 101539 m/sec, 26527782 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/1684 19/32 DiscoveryGPU-PT-07b-CTLFireability-08 4185034 m, 97585 m/sec, 30116270 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/1684 21/32 DiscoveryGPU-PT-07b-CTLFireability-08 4678875 m, 98768 m/sec, 33454922 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/1684 23/32 DiscoveryGPU-PT-07b-CTLFireability-08 5203288 m, 104882 m/sec, 37089271 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/1684 25/32 DiscoveryGPU-PT-07b-CTLFireability-08 5675135 m, 94369 m/sec, 40753918 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/1684 27/32 DiscoveryGPU-PT-07b-CTLFireability-08 6152067 m, 95386 m/sec, 44366160 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/1684 29/32 DiscoveryGPU-PT-07b-CTLFireability-08 6649769 m, 99540 m/sec, 48259734 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/1684 31/32 DiscoveryGPU-PT-07b-CTLFireability-08 7153746 m, 100795 m/sec, 51924702 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 26 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 29 (type EXCL) for 28 DiscoveryGPU-PT-07b-CTLFireability-09
lola: time limit : 3294 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/3294 3/32 DiscoveryGPU-PT-07b-CTLFireability-09 522102 m, 104420 m/sec, 3463350 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/3294 5/32 DiscoveryGPU-PT-07b-CTLFireability-09 1002674 m, 96114 m/sec, 7165981 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/3294 7/32 DiscoveryGPU-PT-07b-CTLFireability-09 1477292 m, 94923 m/sec, 10846677 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/3294 9/32 DiscoveryGPU-PT-07b-CTLFireability-09 1979898 m, 100521 m/sec, 14148576 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/3294 11/32 DiscoveryGPU-PT-07b-CTLFireability-09 2417752 m, 87570 m/sec, 17478231 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-07b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-07b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/3294 13/32 DiscoveryGPU-PT-07b-CTLFireability-09 2853892 m, 87228 m/sec, 20967986 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 29 (type EXCL) for DiscoveryGPU-PT-07b-CTLFireability-09
lola: result : true
lola: markings : 3006058
lola: fired transitions : 22017252
lola: time used : 31.000000
lola: memory pages used : 14
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-07b-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-01: CONJ false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-02: CTL unknown AGGR
DiscoveryGPU-PT-07b-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-04: CTL unknown AGGR
DiscoveryGPU-PT-07b-CTLFireability-06: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-08: CTL unknown AGGR
DiscoveryGPU-PT-07b-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-10: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-11: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-12: CTL false CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-07b-CTLFireability-14: CTL unknown AGGR
DiscoveryGPU-PT-07b-CTLFireability-15: CTL true CTL model checker


Time elapsed: 337 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-07b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DiscoveryGPU-PT-07b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414000306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-07b.tgz
mv DiscoveryGPU-PT-07b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;