Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414000290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DiscoveryGPU-PT-06b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414000290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 6.3K Feb 25 13:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 25 13:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Feb 25 13:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 13:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 13:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 46K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-06b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678314415543

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-06b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 22:26:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 22:26:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 22:26:59] [INFO ] Load time of PNML (sax parser for PT used): 114 ms
[2023-03-08 22:26:59] [INFO ] Transformed 184 places.
[2023-03-08 22:26:59] [INFO ] Transformed 194 transitions.
[2023-03-08 22:26:59] [INFO ] Found NUPN structural information;
[2023-03-08 22:26:59] [INFO ] Parsed PT model containing 184 places and 194 transitions and 503 arcs in 262 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Support contains 83 out of 184 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 184/184 places, 194/194 transitions.
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 172 transition count 194
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 25 place count 159 transition count 181
Iterating global reduction 1 with 13 rules applied. Total rules applied 38 place count 159 transition count 181
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 41 place count 156 transition count 178
Iterating global reduction 1 with 3 rules applied. Total rules applied 44 place count 156 transition count 178
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 45 place count 155 transition count 177
Iterating global reduction 1 with 1 rules applied. Total rules applied 46 place count 155 transition count 177
Applied a total of 46 rules in 77 ms. Remains 155 /184 variables (removed 29) and now considering 177/194 (removed 17) transitions.
// Phase 1: matrix 177 rows 155 cols
[2023-03-08 22:26:59] [INFO ] Computed 2 place invariants in 33 ms
[2023-03-08 22:26:59] [INFO ] Implicit Places using invariants in 376 ms returned []
[2023-03-08 22:26:59] [INFO ] Invariant cache hit.
[2023-03-08 22:27:00] [INFO ] Implicit Places using invariants and state equation in 241 ms returned []
Implicit Place search using SMT with State Equation took 677 ms to find 0 implicit places.
[2023-03-08 22:27:00] [INFO ] Invariant cache hit.
[2023-03-08 22:27:00] [INFO ] Dead Transitions using invariants and state equation in 196 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 155/184 places, 177/194 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 958 ms. Remains : 155/184 places, 177/194 transitions.
Support contains 83 out of 155 places after structural reductions.
[2023-03-08 22:27:00] [INFO ] Flatten gal took : 54 ms
[2023-03-08 22:27:00] [INFO ] Flatten gal took : 29 ms
[2023-03-08 22:27:00] [INFO ] Input system was already deterministic with 177 transitions.
Incomplete random walk after 10000 steps, including 50 resets, run finished after 670 ms. (steps per millisecond=14 ) properties (out of 75) seen :70
Incomplete Best-First random walk after 10000 steps, including 9 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 88 ms. (steps per millisecond=113 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 8 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 11 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 10 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-08 22:27:01] [INFO ] Invariant cache hit.
[2023-03-08 22:27:02] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-08 22:27:02] [INFO ] After 248ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:1
[2023-03-08 22:27:02] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-08 22:27:02] [INFO ] After 128ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :1
[2023-03-08 22:27:02] [INFO ] Deduced a trap composed of 30 places in 121 ms of which 10 ms to minimize.
[2023-03-08 22:27:02] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 175 ms
[2023-03-08 22:27:02] [INFO ] After 322ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :1
Attempting to minimize the solution found.
Minimization took 45 ms.
[2023-03-08 22:27:02] [INFO ] After 438ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :1
Fused 4 Parikh solutions to 1 different solutions.
Finished Parikh walk after 36 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=18 )
Parikh walk visited 1 properties in 4 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
FORMULA DiscoveryGPU-PT-06b-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 23 ms
[2023-03-08 22:27:02] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA DiscoveryGPU-PT-06b-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 21 ms
[2023-03-08 22:27:02] [INFO ] Input system was already deterministic with 177 transitions.
Support contains 71 out of 155 places (down from 75) after GAL structural reductions.
Computed a total of 26 stabilizing places and 26 stable transitions
Graph (complete) has 287 edges and 155 vertex of which 150 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.6 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Graph (complete) has 287 edges and 155 vertex of which 150 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 0 with 27 rules applied. Total rules applied 28 place count 150 transition count 145
Reduce places removed 27 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 28 rules applied. Total rules applied 56 place count 123 transition count 144
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 57 place count 122 transition count 144
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 13 Pre rules applied. Total rules applied 57 place count 122 transition count 131
Deduced a syphon composed of 13 places in 2 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 83 place count 109 transition count 131
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 91 place count 101 transition count 123
Iterating global reduction 3 with 8 rules applied. Total rules applied 99 place count 101 transition count 123
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 103 place count 97 transition count 119
Iterating global reduction 3 with 4 rules applied. Total rules applied 107 place count 97 transition count 119
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 109 place count 95 transition count 117
Iterating global reduction 3 with 2 rules applied. Total rules applied 111 place count 95 transition count 117
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 113 place count 93 transition count 113
Iterating global reduction 3 with 2 rules applied. Total rules applied 115 place count 93 transition count 113
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 117 place count 91 transition count 111
Iterating global reduction 3 with 2 rules applied. Total rules applied 119 place count 91 transition count 111
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 3 with 34 rules applied. Total rules applied 153 place count 74 transition count 94
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 155 place count 72 transition count 91
Iterating global reduction 3 with 2 rules applied. Total rules applied 157 place count 72 transition count 91
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 159 place count 70 transition count 88
Iterating global reduction 3 with 2 rules applied. Total rules applied 161 place count 70 transition count 88
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 162 place count 69 transition count 87
Iterating global reduction 3 with 1 rules applied. Total rules applied 163 place count 69 transition count 87
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 164 place count 69 transition count 87
Applied a total of 164 rules in 98 ms. Remains 69 /155 variables (removed 86) and now considering 87/177 (removed 90) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 99 ms. Remains : 69/155 places, 87/177 transitions.
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:27:02] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 133 transition count 155
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 133 transition count 155
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 50 place count 127 transition count 149
Iterating global reduction 0 with 6 rules applied. Total rules applied 56 place count 127 transition count 149
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 60 place count 123 transition count 143
Iterating global reduction 0 with 4 rules applied. Total rules applied 64 place count 123 transition count 143
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 68 place count 119 transition count 138
Iterating global reduction 0 with 4 rules applied. Total rules applied 72 place count 119 transition count 138
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 76 place count 115 transition count 133
Iterating global reduction 0 with 4 rules applied. Total rules applied 80 place count 115 transition count 133
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 82 place count 113 transition count 131
Iterating global reduction 0 with 2 rules applied. Total rules applied 84 place count 113 transition count 131
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 85 place count 112 transition count 130
Iterating global reduction 0 with 1 rules applied. Total rules applied 86 place count 112 transition count 130
Applied a total of 86 rules in 24 ms. Remains 112 /155 variables (removed 43) and now considering 130/177 (removed 47) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 112/155 places, 130/177 transitions.
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 12 ms
[2023-03-08 22:27:02] [INFO ] Flatten gal took : 13 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 130 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 134 transition count 156
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 134 transition count 156
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 47 place count 129 transition count 151
Iterating global reduction 0 with 5 rules applied. Total rules applied 52 place count 129 transition count 151
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 54 place count 127 transition count 149
Iterating global reduction 0 with 2 rules applied. Total rules applied 56 place count 127 transition count 149
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 57 place count 126 transition count 148
Iterating global reduction 0 with 1 rules applied. Total rules applied 58 place count 126 transition count 148
Applied a total of 58 rules in 15 ms. Remains 126 /155 variables (removed 29) and now considering 148/177 (removed 29) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 126/155 places, 148/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 13 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 14 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 148 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 132 transition count 154
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 132 transition count 154
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 53 place count 125 transition count 147
Iterating global reduction 0 with 7 rules applied. Total rules applied 60 place count 125 transition count 147
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 65 place count 120 transition count 140
Iterating global reduction 0 with 5 rules applied. Total rules applied 70 place count 120 transition count 140
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 75 place count 115 transition count 134
Iterating global reduction 0 with 5 rules applied. Total rules applied 80 place count 115 transition count 134
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 85 place count 110 transition count 127
Iterating global reduction 0 with 5 rules applied. Total rules applied 90 place count 110 transition count 127
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 93 place count 107 transition count 124
Iterating global reduction 0 with 3 rules applied. Total rules applied 96 place count 107 transition count 124
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 98 place count 105 transition count 122
Iterating global reduction 0 with 2 rules applied. Total rules applied 100 place count 105 transition count 122
Applied a total of 100 rules in 21 ms. Remains 105 /155 variables (removed 50) and now considering 122/177 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 105/155 places, 122/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 15 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 122 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 136 transition count 158
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 136 transition count 158
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 44 place count 130 transition count 152
Iterating global reduction 0 with 6 rules applied. Total rules applied 50 place count 130 transition count 152
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 126 transition count 147
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 126 transition count 147
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 122 transition count 142
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 122 transition count 142
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 69 place count 119 transition count 138
Iterating global reduction 0 with 3 rules applied. Total rules applied 72 place count 119 transition count 138
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 74 place count 117 transition count 136
Iterating global reduction 0 with 2 rules applied. Total rules applied 76 place count 117 transition count 136
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 116 transition count 135
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 116 transition count 135
Applied a total of 78 rules in 28 ms. Remains 116 /155 variables (removed 39) and now considering 135/177 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 116/155 places, 135/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 135 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 136 transition count 158
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 136 transition count 158
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 43 place count 131 transition count 153
Iterating global reduction 0 with 5 rules applied. Total rules applied 48 place count 131 transition count 153
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 51 place count 128 transition count 148
Iterating global reduction 0 with 3 rules applied. Total rules applied 54 place count 128 transition count 148
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 56 place count 126 transition count 146
Iterating global reduction 0 with 2 rules applied. Total rules applied 58 place count 126 transition count 146
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 60 place count 124 transition count 143
Iterating global reduction 0 with 2 rules applied. Total rules applied 62 place count 124 transition count 143
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 123 transition count 142
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 123 transition count 142
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 122 transition count 141
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 122 transition count 141
Applied a total of 66 rules in 21 ms. Remains 122 /155 variables (removed 33) and now considering 141/177 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 122/155 places, 141/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 11 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 141 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 133 transition count 155
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 133 transition count 155
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 51 place count 126 transition count 148
Iterating global reduction 0 with 7 rules applied. Total rules applied 58 place count 126 transition count 148
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 63 place count 121 transition count 141
Iterating global reduction 0 with 5 rules applied. Total rules applied 68 place count 121 transition count 141
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 73 place count 116 transition count 135
Iterating global reduction 0 with 5 rules applied. Total rules applied 78 place count 116 transition count 135
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 83 place count 111 transition count 128
Iterating global reduction 0 with 5 rules applied. Total rules applied 88 place count 111 transition count 128
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 91 place count 108 transition count 125
Iterating global reduction 0 with 3 rules applied. Total rules applied 94 place count 108 transition count 125
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 96 place count 106 transition count 123
Iterating global reduction 0 with 2 rules applied. Total rules applied 98 place count 106 transition count 123
Applied a total of 98 rules in 20 ms. Remains 106 /155 variables (removed 49) and now considering 123/177 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 106/155 places, 123/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Graph (complete) has 287 edges and 155 vertex of which 150 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 31 transitions
Trivial Post-agglo rules discarded 31 transitions
Performed 31 trivial Post agglomeration. Transition count delta: 31
Iterating post reduction 0 with 31 rules applied. Total rules applied 32 place count 149 transition count 140
Reduce places removed 31 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 32 rules applied. Total rules applied 64 place count 118 transition count 139
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 65 place count 117 transition count 139
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 65 place count 117 transition count 127
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 89 place count 105 transition count 127
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 97 place count 97 transition count 119
Iterating global reduction 3 with 8 rules applied. Total rules applied 105 place count 97 transition count 119
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 105 place count 97 transition count 118
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 107 place count 96 transition count 118
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 110 place count 93 transition count 115
Iterating global reduction 3 with 3 rules applied. Total rules applied 113 place count 93 transition count 115
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 115 place count 91 transition count 113
Iterating global reduction 3 with 2 rules applied. Total rules applied 117 place count 91 transition count 113
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 119 place count 89 transition count 109
Iterating global reduction 3 with 2 rules applied. Total rules applied 121 place count 89 transition count 109
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 123 place count 87 transition count 107
Iterating global reduction 3 with 2 rules applied. Total rules applied 125 place count 87 transition count 107
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 155 place count 72 transition count 92
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 157 place count 70 transition count 89
Iterating global reduction 3 with 2 rules applied. Total rules applied 159 place count 70 transition count 89
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 161 place count 68 transition count 86
Iterating global reduction 3 with 2 rules applied. Total rules applied 163 place count 68 transition count 86
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 164 place count 67 transition count 85
Iterating global reduction 3 with 1 rules applied. Total rules applied 165 place count 67 transition count 85
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 166 place count 67 transition count 85
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 168 place count 65 transition count 83
Reduce places removed 1 places and 0 transitions.
Graph (complete) has 96 edges and 64 vertex of which 63 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Graph (trivial) has 58 edges and 63 vertex of which 24 / 63 are part of one of the 12 SCC in 3 ms
Free SCC test removed 12 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 3 with 7 rules applied. Total rules applied 175 place count 51 transition count 78
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 17 rules applied. Total rules applied 192 place count 47 transition count 65
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 193 place count 46 transition count 65
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 5 Pre rules applied. Total rules applied 193 place count 46 transition count 60
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 203 place count 41 transition count 60
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 207 place count 37 transition count 52
Iterating global reduction 6 with 4 rules applied. Total rules applied 211 place count 37 transition count 52
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 213 place count 35 transition count 48
Iterating global reduction 6 with 2 rules applied. Total rules applied 215 place count 35 transition count 48
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 217 place count 33 transition count 46
Iterating global reduction 6 with 2 rules applied. Total rules applied 219 place count 33 transition count 46
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 221 place count 31 transition count 42
Iterating global reduction 6 with 2 rules applied. Total rules applied 223 place count 31 transition count 42
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 225 place count 29 transition count 40
Iterating global reduction 6 with 2 rules applied. Total rules applied 227 place count 29 transition count 40
Reduce places removed 4 places and 4 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 231 place count 25 transition count 36
Applied a total of 231 rules in 54 ms. Remains 25 /155 variables (removed 130) and now considering 36/177 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 54 ms. Remains : 25/155 places, 36/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 36 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 132 transition count 154
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 132 transition count 154
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 53 place count 125 transition count 147
Iterating global reduction 0 with 7 rules applied. Total rules applied 60 place count 125 transition count 147
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 65 place count 120 transition count 140
Iterating global reduction 0 with 5 rules applied. Total rules applied 70 place count 120 transition count 140
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 75 place count 115 transition count 134
Iterating global reduction 0 with 5 rules applied. Total rules applied 80 place count 115 transition count 134
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 85 place count 110 transition count 127
Iterating global reduction 0 with 5 rules applied. Total rules applied 90 place count 110 transition count 127
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 93 place count 107 transition count 124
Iterating global reduction 0 with 3 rules applied. Total rules applied 96 place count 107 transition count 124
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 98 place count 105 transition count 122
Iterating global reduction 0 with 2 rules applied. Total rules applied 100 place count 105 transition count 122
Applied a total of 100 rules in 14 ms. Remains 105 /155 variables (removed 50) and now considering 122/177 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 105/155 places, 122/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 122 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 135 transition count 157
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 135 transition count 157
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 47 place count 128 transition count 150
Iterating global reduction 0 with 7 rules applied. Total rules applied 54 place count 128 transition count 150
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 58 place count 124 transition count 145
Iterating global reduction 0 with 4 rules applied. Total rules applied 62 place count 124 transition count 145
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 66 place count 120 transition count 140
Iterating global reduction 0 with 4 rules applied. Total rules applied 70 place count 120 transition count 140
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 73 place count 117 transition count 135
Iterating global reduction 0 with 3 rules applied. Total rules applied 76 place count 117 transition count 135
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 79 place count 114 transition count 132
Iterating global reduction 0 with 3 rules applied. Total rules applied 82 place count 114 transition count 132
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 84 place count 112 transition count 130
Iterating global reduction 0 with 2 rules applied. Total rules applied 86 place count 112 transition count 130
Applied a total of 86 rules in 15 ms. Remains 112 /155 variables (removed 43) and now considering 130/177 (removed 47) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 112/155 places, 130/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 130 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 132 transition count 154
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 132 transition count 154
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 53 place count 125 transition count 147
Iterating global reduction 0 with 7 rules applied. Total rules applied 60 place count 125 transition count 147
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 65 place count 120 transition count 140
Iterating global reduction 0 with 5 rules applied. Total rules applied 70 place count 120 transition count 140
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 75 place count 115 transition count 134
Iterating global reduction 0 with 5 rules applied. Total rules applied 80 place count 115 transition count 134
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 85 place count 110 transition count 127
Iterating global reduction 0 with 5 rules applied. Total rules applied 90 place count 110 transition count 127
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 93 place count 107 transition count 124
Iterating global reduction 0 with 3 rules applied. Total rules applied 96 place count 107 transition count 124
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 98 place count 105 transition count 122
Iterating global reduction 0 with 2 rules applied. Total rules applied 100 place count 105 transition count 122
Applied a total of 100 rules in 15 ms. Remains 105 /155 variables (removed 50) and now considering 122/177 (removed 55) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 105/155 places, 122/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 122 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 22 place count 133 transition count 155
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 133 transition count 155
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 51 place count 126 transition count 148
Iterating global reduction 0 with 7 rules applied. Total rules applied 58 place count 126 transition count 148
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 122 transition count 143
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 122 transition count 143
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 70 place count 118 transition count 138
Iterating global reduction 0 with 4 rules applied. Total rules applied 74 place count 118 transition count 138
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 78 place count 114 transition count 132
Iterating global reduction 0 with 4 rules applied. Total rules applied 82 place count 114 transition count 132
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 85 place count 111 transition count 129
Iterating global reduction 0 with 3 rules applied. Total rules applied 88 place count 111 transition count 129
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 90 place count 109 transition count 127
Iterating global reduction 0 with 2 rules applied. Total rules applied 92 place count 109 transition count 127
Applied a total of 92 rules in 17 ms. Remains 109 /155 variables (removed 46) and now considering 127/177 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 109/155 places, 127/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 136 transition count 158
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 136 transition count 158
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 42 place count 132 transition count 154
Iterating global reduction 0 with 4 rules applied. Total rules applied 46 place count 132 transition count 154
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 49 place count 129 transition count 150
Iterating global reduction 0 with 3 rules applied. Total rules applied 52 place count 129 transition count 150
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 55 place count 126 transition count 146
Iterating global reduction 0 with 3 rules applied. Total rules applied 58 place count 126 transition count 146
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 61 place count 123 transition count 142
Iterating global reduction 0 with 3 rules applied. Total rules applied 64 place count 123 transition count 142
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 66 place count 121 transition count 140
Iterating global reduction 0 with 2 rules applied. Total rules applied 68 place count 121 transition count 140
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 69 place count 120 transition count 139
Iterating global reduction 0 with 1 rules applied. Total rules applied 70 place count 120 transition count 139
Applied a total of 70 rules in 21 ms. Remains 120 /155 variables (removed 35) and now considering 139/177 (removed 38) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 120/155 places, 139/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 7 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 155/155 places, 177/177 transitions.
Graph (complete) has 287 edges and 155 vertex of which 150 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 34 transitions
Trivial Post-agglo rules discarded 34 transitions
Performed 34 trivial Post agglomeration. Transition count delta: 34
Iterating post reduction 0 with 34 rules applied. Total rules applied 35 place count 149 transition count 137
Reduce places removed 34 places and 0 transitions.
Iterating post reduction 1 with 34 rules applied. Total rules applied 69 place count 115 transition count 137
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 69 place count 115 transition count 127
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 89 place count 105 transition count 127
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 96 place count 98 transition count 120
Iterating global reduction 2 with 7 rules applied. Total rules applied 103 place count 98 transition count 120
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 103 place count 98 transition count 118
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 107 place count 96 transition count 118
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 109 place count 94 transition count 116
Iterating global reduction 2 with 2 rules applied. Total rules applied 111 place count 94 transition count 116
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 113 place count 92 transition count 113
Iterating global reduction 2 with 2 rules applied. Total rules applied 115 place count 92 transition count 113
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 117 place count 90 transition count 110
Iterating global reduction 2 with 2 rules applied. Total rules applied 119 place count 90 transition count 110
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 120 place count 89 transition count 109
Iterating global reduction 2 with 1 rules applied. Total rules applied 121 place count 89 transition count 109
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 153 place count 73 transition count 93
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 154 place count 72 transition count 92
Iterating global reduction 2 with 1 rules applied. Total rules applied 155 place count 72 transition count 92
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 156 place count 71 transition count 90
Iterating global reduction 2 with 1 rules applied. Total rules applied 157 place count 71 transition count 90
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 158 place count 70 transition count 89
Iterating global reduction 2 with 1 rules applied. Total rules applied 159 place count 70 transition count 89
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 161 place count 68 transition count 87
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 80 edges and 66 vertex of which 62 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.0 ms
Discarding 4 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Graph (trivial) has 66 edges and 62 vertex of which 24 / 62 are part of one of the 12 SCC in 1 ms
Free SCC test removed 12 places
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 2 with 24 rules applied. Total rules applied 185 place count 50 transition count 62
Reduce places removed 20 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 3 with 32 rules applied. Total rules applied 217 place count 30 transition count 50
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 220 place count 27 transition count 44
Iterating global reduction 4 with 3 rules applied. Total rules applied 223 place count 27 transition count 44
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 226 place count 24 transition count 38
Iterating global reduction 4 with 3 rules applied. Total rules applied 229 place count 24 transition count 38
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 232 place count 21 transition count 32
Iterating global reduction 4 with 3 rules applied. Total rules applied 235 place count 21 transition count 32
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 238 place count 18 transition count 29
Iterating global reduction 4 with 3 rules applied. Total rules applied 241 place count 18 transition count 29
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 242 place count 18 transition count 28
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 1 rules applied. Total rules applied 243 place count 18 transition count 27
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 244 place count 17 transition count 27
Reduce places removed 3 places and 3 transitions.
Iterating global reduction 6 with 3 rules applied. Total rules applied 247 place count 14 transition count 24
Applied a total of 247 rules in 37 ms. Remains 14 /155 variables (removed 141) and now considering 24/177 (removed 153) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 14/155 places, 24/177 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 1 ms
[2023-03-08 22:27:03] [INFO ] Input system was already deterministic with 24 transitions.
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:27:03] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:27:03] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 22:27:03] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 155 places, 177 transitions and 460 arcs took 1 ms.
Total runtime 4734 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DiscoveryGPU-PT-06b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DiscoveryGPU-PT-06b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678314670648

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 17 (type EXCL) for 16 DiscoveryGPU-PT-06b-CTLFireability-04
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 17 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-04
lola: result : true
lola: markings : 131
lola: fired transitions : 198
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 5 (type EXCL) for 0 DiscoveryGPU-PT-06b-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type FNDP) for 32 DiscoveryGPU-PT-06b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 32 DiscoveryGPU-PT-06b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SRCH) for 32 DiscoveryGPU-PT-06b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 57 (type SRCH) for DiscoveryGPU-PT-06b-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 54 (type FNDP) for DiscoveryGPU-PT-06b-CTLFireability-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for DiscoveryGPU-PT-06b-CTLFireability-08 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: try reading problem file /home/mcc/execution/373/CTLFireability-55.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808

lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 55 (type EQUN) for DiscoveryGPU-PT-06b-CTLFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 5/240 3/32 DiscoveryGPU-PT-06b-CTLFireability-00 621112 m, 124222 m/sec, 3543368 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 10/240 4/32 DiscoveryGPU-PT-06b-CTLFireability-00 778202 m, 31418 m/sec, 7798052 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 15/240 6/32 DiscoveryGPU-PT-06b-CTLFireability-00 1177525 m, 79864 m/sec, 11601793 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 20/240 7/32 DiscoveryGPU-PT-06b-CTLFireability-00 1583217 m, 81138 m/sec, 15316637 t fired, .

Time elapsed: 20 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 25/240 9/32 DiscoveryGPU-PT-06b-CTLFireability-00 1986694 m, 80695 m/sec, 19146374 t fired, .

Time elapsed: 25 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 30/240 11/32 DiscoveryGPU-PT-06b-CTLFireability-00 2383074 m, 79276 m/sec, 22749146 t fired, .

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 35/240 12/32 DiscoveryGPU-PT-06b-CTLFireability-00 2754198 m, 74224 m/sec, 26355918 t fired, .

Time elapsed: 35 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 40/240 14/32 DiscoveryGPU-PT-06b-CTLFireability-00 3151260 m, 79412 m/sec, 29831769 t fired, .

Time elapsed: 40 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 45/240 16/32 DiscoveryGPU-PT-06b-CTLFireability-00 3579901 m, 85728 m/sec, 33434420 t fired, .

Time elapsed: 45 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 50/240 18/32 DiscoveryGPU-PT-06b-CTLFireability-00 4155257 m, 115071 m/sec, 36811030 t fired, .

Time elapsed: 50 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 55/240 19/32 DiscoveryGPU-PT-06b-CTLFireability-00 4311944 m, 31337 m/sec, 40986849 t fired, .

Time elapsed: 55 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 60/240 20/32 DiscoveryGPU-PT-06b-CTLFireability-00 4710778 m, 79766 m/sec, 44882392 t fired, .

Time elapsed: 60 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 65/240 22/32 DiscoveryGPU-PT-06b-CTLFireability-00 5123827 m, 82609 m/sec, 48859567 t fired, .

Time elapsed: 65 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 70/240 24/32 DiscoveryGPU-PT-06b-CTLFireability-00 5535440 m, 82322 m/sec, 52956635 t fired, .

Time elapsed: 70 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 75/240 26/32 DiscoveryGPU-PT-06b-CTLFireability-00 5937380 m, 80388 m/sec, 56756966 t fired, .

Time elapsed: 75 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 80/240 27/32 DiscoveryGPU-PT-06b-CTLFireability-00 6312966 m, 75117 m/sec, 60489380 t fired, .

Time elapsed: 80 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 85/240 29/32 DiscoveryGPU-PT-06b-CTLFireability-00 6732033 m, 83813 m/sec, 64199735 t fired, .

Time elapsed: 85 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 90/240 31/32 DiscoveryGPU-PT-06b-CTLFireability-00 7141372 m, 81867 m/sec, 67786721 t fired, .

Time elapsed: 90 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 5 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 DiscoveryGPU-PT-06b-CTLFireability-14
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-14
lola: result : false
lola: markings : 57
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 DiscoveryGPU-PT-06b-CTLFireability-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-13
lola: result : true
lola: markings : 220
lola: fired transitions : 412
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 DiscoveryGPU-PT-06b-CTLFireability-12
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-12
lola: result : true
lola: markings : 25
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DiscoveryGPU-PT-06b-CTLFireability-11
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/318 3/32 DiscoveryGPU-PT-06b-CTLFireability-11 637035 m, 127407 m/sec, 2460902 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/318 6/32 DiscoveryGPU-PT-06b-CTLFireability-11 1248866 m, 122366 m/sec, 5004487 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/318 9/32 DiscoveryGPU-PT-06b-CTLFireability-11 1884712 m, 127169 m/sec, 7592532 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/318 11/32 DiscoveryGPU-PT-06b-CTLFireability-11 2446875 m, 112432 m/sec, 9894082 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/318 14/32 DiscoveryGPU-PT-06b-CTLFireability-11 3058988 m, 122422 m/sec, 12341745 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/318 17/32 DiscoveryGPU-PT-06b-CTLFireability-11 3644698 m, 117142 m/sec, 14659143 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/318 19/32 DiscoveryGPU-PT-06b-CTLFireability-11 4153147 m, 101689 m/sec, 17233327 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/318 21/32 DiscoveryGPU-PT-06b-CTLFireability-11 4561295 m, 81629 m/sec, 19498096 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/318 23/32 DiscoveryGPU-PT-06b-CTLFireability-11 5042484 m, 96237 m/sec, 22177520 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/318 25/32 DiscoveryGPU-PT-06b-CTLFireability-11 5514977 m, 94498 m/sec, 24714248 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/318 27/32 DiscoveryGPU-PT-06b-CTLFireability-11 5950551 m, 87114 m/sec, 27204536 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/318 29/32 DiscoveryGPU-PT-06b-CTLFireability-11 6408041 m, 91498 m/sec, 29702694 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 65/318 31/32 DiscoveryGPU-PT-06b-CTLFireability-11 6927745 m, 103940 m/sec, 32100829 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ 0 1 0 0 5 0 0 1
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 35 (type EXCL) for 32 DiscoveryGPU-PT-06b-CTLFireability-08
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-08
lola: result : false
lola: markings : 37
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 22 DiscoveryGPU-PT-06b-CTLFireability-06
lola: time limit : 381 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-06
lola: result : true
lola: markings : 55
lola: fired transitions : 57
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 DiscoveryGPU-PT-06b-CTLFireability-05
lola: time limit : 490 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-05
lola: result : true
lola: markings : 26
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 DiscoveryGPU-PT-06b-CTLFireability-03
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-03
lola: result : true
lola: markings : 551
lola: fired transitions : 705
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 DiscoveryGPU-PT-06b-CTLFireability-02
lola: time limit : 687 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-02
lola: result : true
lola: markings : 56
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 DiscoveryGPU-PT-06b-CTLFireability-01
lola: time limit : 858 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/858 3/32 DiscoveryGPU-PT-06b-CTLFireability-01 505556 m, 101111 m/sec, 2352265 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/858 5/32 DiscoveryGPU-PT-06b-CTLFireability-01 1016771 m, 102243 m/sec, 4864663 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/858 7/32 DiscoveryGPU-PT-06b-CTLFireability-01 1537674 m, 104180 m/sec, 7331704 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/858 10/32 DiscoveryGPU-PT-06b-CTLFireability-01 2035676 m, 99600 m/sec, 9766131 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/858 12/32 DiscoveryGPU-PT-06b-CTLFireability-01 2549341 m, 102733 m/sec, 12226982 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 30/858 14/32 DiscoveryGPU-PT-06b-CTLFireability-01 3027755 m, 95682 m/sec, 14417073 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 35/858 16/32 DiscoveryGPU-PT-06b-CTLFireability-01 3521947 m, 98838 m/sec, 16737865 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 40/858 18/32 DiscoveryGPU-PT-06b-CTLFireability-01 3969899 m, 89590 m/sec, 19347553 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 45/858 20/32 DiscoveryGPU-PT-06b-CTLFireability-01 4418359 m, 89692 m/sec, 21958866 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 50/858 22/32 DiscoveryGPU-PT-06b-CTLFireability-01 4875626 m, 91453 m/sec, 24533332 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 55/858 24/32 DiscoveryGPU-PT-06b-CTLFireability-01 5329053 m, 90685 m/sec, 27131689 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 60/858 26/32 DiscoveryGPU-PT-06b-CTLFireability-01 5752486 m, 84686 m/sec, 29559234 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 65/858 28/32 DiscoveryGPU-PT-06b-CTLFireability-01 6146164 m, 78735 m/sec, 31747012 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 70/858 30/32 DiscoveryGPU-PT-06b-CTLFireability-01 6628472 m, 96461 m/sec, 34161816 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 75/858 32/32 DiscoveryGPU-PT-06b-CTLFireability-01 7096243 m, 93554 m/sec, 36675060 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 8 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ 0 1 0 0 2 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DiscoveryGPU-PT-06b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 58 (type EXCL) for 0 DiscoveryGPU-PT-06b-CTLFireability-00
lola: time limit : 1118 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-00
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 DiscoveryGPU-PT-06b-CTLFireability-07
lola: time limit : 1677 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-07
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 DiscoveryGPU-PT-06b-CTLFireability-15
lola: time limit : 3355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DiscoveryGPU-PT-06b-CTLFireability-15
lola: result : false
lola: markings : 12544
lola: fired transitions : 134657
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06b-CTLFireability-00: CONJ false LTL model checker
DiscoveryGPU-PT-06b-CTLFireability-01: CTL unknown AGGR
DiscoveryGPU-PT-06b-CTLFireability-02: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-03: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-06: DISJ true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-07: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-08: CONJ false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-11: CTL unknown AGGR
DiscoveryGPU-PT-06b-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-13: CTL true CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-14: CTL false CTL model checker
DiscoveryGPU-PT-06b-CTLFireability-15: CTL false CTL model checker


Time elapsed: 245 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-06b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DiscoveryGPU-PT-06b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414000290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-06b.tgz
mv DiscoveryGPU-PT-06b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;