Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819414000282.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DiscoveryGPU-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819414000282
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 7.5K Feb 25 13:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 25 13:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 13:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 13:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 13:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 13:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 13:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 25 13:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 22K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678314305917

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-06a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 22:25:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 22:25:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 22:25:08] [INFO ] Load time of PNML (sax parser for PT used): 57 ms
[2023-03-08 22:25:08] [INFO ] Transformed 63 places.
[2023-03-08 22:25:08] [INFO ] Transformed 85 transitions.
[2023-03-08 22:25:08] [INFO ] Found NUPN structural information;
[2023-03-08 22:25:08] [INFO ] Parsed PT model containing 63 places and 85 transitions and 273 arcs in 162 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Initial state reduction rules removed 1 formulas.
FORMULA DiscoveryGPU-PT-06a-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 54 out of 63 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 63/63 places, 85/85 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 62 transition count 84
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 62 transition count 84
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 0 with 6 rules applied. Total rules applied 8 place count 62 transition count 78
Applied a total of 8 rules in 26 ms. Remains 62 /63 variables (removed 1) and now considering 78/85 (removed 7) transitions.
// Phase 1: matrix 78 rows 62 cols
[2023-03-08 22:25:09] [INFO ] Computed 2 place invariants in 6 ms
[2023-03-08 22:25:09] [INFO ] Implicit Places using invariants in 363 ms returned []
[2023-03-08 22:25:09] [INFO ] Invariant cache hit.
[2023-03-08 22:25:09] [INFO ] State equation strengthened by 48 read => feed constraints.
[2023-03-08 22:25:10] [INFO ] Implicit Places using invariants and state equation in 546 ms returned []
Implicit Place search using SMT with State Equation took 957 ms to find 0 implicit places.
[2023-03-08 22:25:10] [INFO ] Invariant cache hit.
[2023-03-08 22:25:10] [INFO ] Dead Transitions using invariants and state equation in 111 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 62/63 places, 78/85 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1096 ms. Remains : 62/63 places, 78/85 transitions.
Support contains 54 out of 62 places after structural reductions.
[2023-03-08 22:25:10] [INFO ] Flatten gal took : 49 ms
[2023-03-08 22:25:10] [INFO ] Flatten gal took : 21 ms
[2023-03-08 22:25:10] [INFO ] Input system was already deterministic with 78 transitions.
Incomplete random walk after 10000 steps, including 155 resets, run finished after 262 ms. (steps per millisecond=38 ) properties (out of 67) seen :66
Incomplete Best-First random walk after 10000 steps, including 21 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 22:25:10] [INFO ] Invariant cache hit.
[2023-03-08 22:25:11] [INFO ] [Real]Absence check using 2 positive place invariants in 3 ms returned sat
[2023-03-08 22:25:11] [INFO ] After 106ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 9 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 10 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 78 transitions.
Computed a total of 9 stabilizing places and 7 stable transitions
Graph (complete) has 171 edges and 62 vertex of which 57 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.3 ms
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 52 transition count 68
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 52 transition count 68
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 24 place count 48 transition count 64
Iterating global reduction 0 with 4 rules applied. Total rules applied 28 place count 48 transition count 64
Applied a total of 28 rules in 11 ms. Remains 48 /62 variables (removed 14) and now considering 64/78 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 48/62 places, 64/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 52 transition count 68
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 52 transition count 68
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 23 place count 49 transition count 65
Iterating global reduction 0 with 3 rules applied. Total rules applied 26 place count 49 transition count 65
Applied a total of 26 rules in 7 ms. Remains 49 /62 variables (removed 13) and now considering 65/78 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 49/62 places, 65/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 65 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 58 transition count 74
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 58 transition count 74
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 12 place count 54 transition count 70
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 54 transition count 70
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 19 place count 51 transition count 67
Iterating global reduction 0 with 3 rules applied. Total rules applied 22 place count 51 transition count 67
Applied a total of 22 rules in 7 ms. Remains 51 /62 variables (removed 11) and now considering 67/78 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 51/62 places, 67/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 67 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Graph (complete) has 171 edges and 62 vertex of which 59 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 62 edges and 56 vertex of which 48 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 8 output transitions
Drop transitions removed 8 transitions
Graph (trivial) has 48 edges and 48 vertex of which 24 / 48 are part of one of the 12 SCC in 3 ms
Free SCC test removed 12 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 10 rules applied. Total rules applied 11 place count 36 transition count 60
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 29 place count 30 transition count 48
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 32 place count 27 transition count 42
Iterating global reduction 2 with 3 rules applied. Total rules applied 35 place count 27 transition count 42
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 37 place count 25 transition count 38
Iterating global reduction 2 with 2 rules applied. Total rules applied 39 place count 25 transition count 38
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 41 place count 23 transition count 34
Iterating global reduction 2 with 2 rules applied. Total rules applied 43 place count 23 transition count 34
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 45 place count 21 transition count 32
Iterating global reduction 2 with 2 rules applied. Total rules applied 47 place count 21 transition count 32
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 2 with 2 rules applied. Total rules applied 49 place count 21 transition count 30
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 50 place count 21 transition count 29
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 51 place count 20 transition count 29
Reduce places removed 4 places and 4 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 55 place count 16 transition count 25
Applied a total of 55 rules in 28 ms. Remains 16 /62 variables (removed 46) and now considering 25/78 (removed 53) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 16/62 places, 25/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 2 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 25 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 58 transition count 74
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 58 transition count 74
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 12 place count 54 transition count 70
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 54 transition count 70
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 18 place count 52 transition count 68
Iterating global reduction 0 with 2 rules applied. Total rules applied 20 place count 52 transition count 68
Applied a total of 20 rules in 7 ms. Remains 52 /62 variables (removed 10) and now considering 68/78 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 52/62 places, 68/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 68 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 58 transition count 74
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 58 transition count 74
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 11 place count 55 transition count 71
Iterating global reduction 0 with 3 rules applied. Total rules applied 14 place count 55 transition count 71
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 17 place count 52 transition count 68
Iterating global reduction 0 with 3 rules applied. Total rules applied 20 place count 52 transition count 68
Applied a total of 20 rules in 7 ms. Remains 52 /62 variables (removed 10) and now considering 68/78 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 52/62 places, 68/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 68 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 13 place count 54 transition count 70
Iterating global reduction 0 with 3 rules applied. Total rules applied 16 place count 54 transition count 70
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 19 place count 51 transition count 67
Iterating global reduction 0 with 3 rules applied. Total rules applied 22 place count 51 transition count 67
Applied a total of 22 rules in 7 ms. Remains 51 /62 variables (removed 11) and now considering 67/78 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 51/62 places, 67/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 67 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Graph (complete) has 171 edges and 62 vertex of which 57 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 4 Pre rules applied. Total rules applied 1 place count 57 transition count 69
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 9 place count 53 transition count 69
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 13 place count 49 transition count 65
Iterating global reduction 0 with 4 rules applied. Total rules applied 17 place count 49 transition count 65
Applied a total of 17 rules in 13 ms. Remains 49 /62 variables (removed 13) and now considering 65/78 (removed 13) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 49/62 places, 65/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 65 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 52 transition count 68
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 52 transition count 68
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 23 place count 49 transition count 65
Iterating global reduction 0 with 3 rules applied. Total rules applied 26 place count 49 transition count 65
Applied a total of 26 rules in 7 ms. Remains 49 /62 variables (removed 13) and now considering 65/78 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 49/62 places, 65/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 65 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 52 transition count 68
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 52 transition count 68
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 24 place count 48 transition count 64
Iterating global reduction 0 with 4 rules applied. Total rules applied 28 place count 48 transition count 64
Applied a total of 28 rules in 7 ms. Remains 48 /62 variables (removed 14) and now considering 64/78 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 48/62 places, 64/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 59 transition count 75
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 59 transition count 75
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 8 place count 57 transition count 73
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 12 place count 55 transition count 71
Iterating global reduction 0 with 2 rules applied. Total rules applied 14 place count 55 transition count 71
Applied a total of 14 rules in 8 ms. Remains 55 /62 variables (removed 7) and now considering 71/78 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 55/62 places, 71/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 71 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 12 place count 55 transition count 71
Iterating global reduction 0 with 2 rules applied. Total rules applied 14 place count 55 transition count 71
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 16 place count 53 transition count 69
Iterating global reduction 0 with 2 rules applied. Total rules applied 18 place count 53 transition count 69
Applied a total of 18 rules in 5 ms. Remains 53 /62 variables (removed 9) and now considering 69/78 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 53/62 places, 69/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 69 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 57 transition count 73
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 57 transition count 73
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 52 transition count 68
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 52 transition count 68
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 24 place count 48 transition count 64
Iterating global reduction 0 with 4 rules applied. Total rules applied 28 place count 48 transition count 64
Applied a total of 28 rules in 5 ms. Remains 48 /62 variables (removed 14) and now considering 64/78 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 48/62 places, 64/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 58 transition count 74
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 58 transition count 74
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 11 place count 55 transition count 71
Iterating global reduction 0 with 3 rules applied. Total rules applied 14 place count 55 transition count 71
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 16 place count 53 transition count 69
Iterating global reduction 0 with 2 rules applied. Total rules applied 18 place count 53 transition count 69
Applied a total of 18 rules in 3 ms. Remains 53 /62 variables (removed 9) and now considering 69/78 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 53/62 places, 69/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 69 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 62/62 places, 78/78 transitions.
Graph (complete) has 171 edges and 62 vertex of which 57 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 1 place count 57 transition count 67
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 13 place count 51 transition count 67
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 18 place count 46 transition count 62
Iterating global reduction 0 with 5 rules applied. Total rules applied 23 place count 46 transition count 62
Applied a total of 23 rules in 8 ms. Remains 46 /62 variables (removed 16) and now considering 62/78 (removed 16) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 46/62 places, 62/78 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 22:25:11] [INFO ] Input system was already deterministic with 62 transitions.
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 22:25:11] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 22:25:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 62 places, 78 transitions and 248 arcs took 1 ms.
Total runtime 2990 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DiscoveryGPU-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

FORMULA DiscoveryGPU-PT-06a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678314368269

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 13 (type EXCL) for 12 DiscoveryGPU-PT-06a-CTLFireability-04
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/171 4/32 DiscoveryGPU-PT-06a-CTLFireability-04 794261 m, 158852 m/sec, 5483936 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/171 6/32 DiscoveryGPU-PT-06a-CTLFireability-04 1318908 m, 104929 m/sec, 10919956 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/171 6/32 DiscoveryGPU-PT-06a-CTLFireability-04 1318908 m, 0 m/sec, 16555278 t fired, .

Time elapsed: 16 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/171 6/32 DiscoveryGPU-PT-06a-CTLFireability-04 1378760 m, 11970 m/sec, 21802162 t fired, .

Time elapsed: 21 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/171 8/32 DiscoveryGPU-PT-06a-CTLFireability-04 1740308 m, 72309 m/sec, 26907016 t fired, .

Time elapsed: 26 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 13 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-04
lola: result : true
lola: markings : 1756921
lola: fired transitions : 27140204
lola: time used : 25.000000
lola: memory pages used : 8
lola: LAUNCH task # 64 (type EXCL) for 55 DiscoveryGPU-PT-06a-CTLFireability-13
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-13
lola: result : false
lola: markings : 45
lola: fired transitions : 78
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 DiscoveryGPU-PT-06a-CTLFireability-12
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-12
lola: result : true
lola: markings : 64
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DiscoveryGPU-PT-06a-CTLFireability-11
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-11
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 42 DiscoveryGPU-PT-06a-CTLFireability-10
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-10
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DiscoveryGPU-PT-06a-CTLFireability-09
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-09
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DiscoveryGPU-PT-06a-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/297 3/32 DiscoveryGPU-PT-06a-CTLFireability-08 690030 m, 138006 m/sec, 5272683 t fired, .

Time elapsed: 31 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/297 4/32 DiscoveryGPU-PT-06a-CTLFireability-08 778527 m, 17699 m/sec, 11128495 t fired, .

Time elapsed: 36 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/297 6/32 DiscoveryGPU-PT-06a-CTLFireability-08 1196354 m, 83565 m/sec, 15848352 t fired, .

Time elapsed: 41 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/297 7/32 DiscoveryGPU-PT-06a-CTLFireability-08 1612076 m, 83144 m/sec, 21089548 t fired, .

Time elapsed: 46 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 37 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-08
lola: result : false
lola: markings : 1756921
lola: fired transitions : 22425793
lola: time used : 21.000000
lola: memory pages used : 8
lola: LAUNCH task # 31 (type EXCL) for 18 DiscoveryGPU-PT-06a-CTLFireability-06
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-06
lola: result : false
lola: markings : 10075
lola: fired transitions : 45683
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DiscoveryGPU-PT-06a-CTLFireability-05
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-05
lola: result : true
lola: markings : 10049
lola: fired transitions : 48096
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DiscoveryGPU-PT-06a-CTLFireability-02
lola: time limit : 592 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-02
lola: result : false
lola: markings : 6058
lola: fired transitions : 32397
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DiscoveryGPU-PT-06a-CTLFireability-01
lola: time limit : 710 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/710 3/32 DiscoveryGPU-PT-06a-CTLFireability-01 550470 m, 110094 m/sec, 3709219 t fired, .

Time elapsed: 51 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/710 6/32 DiscoveryGPU-PT-06a-CTLFireability-01 1317416 m, 153389 m/sec, 9138031 t fired, .

Time elapsed: 56 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 4 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-01
lola: result : true
lola: markings : 1318908
lola: fired transitions : 9147994
lola: time used : 9.000000
lola: memory pages used : 6
lola: LAUNCH task # 70 (type EXCL) for 66 DiscoveryGPU-PT-06a-CTLFireability-14
lola: time limit : 886 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DiscoveryGPU-PT-06a-CTLFireability-00
lola: time limit : 1181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-00
lola: result : false
lola: markings : 6144
lola: fired transitions : 55296
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DiscoveryGPU-PT-06a-CTLFireability-03
lola: time limit : 1772 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-03
lola: result : false
lola: markings : 19
lola: fired transitions : 93
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DiscoveryGPU-PT-06a-CTLFireability-07
lola: time limit : 3544 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-07
lola: result : false
lola: markings : 4683
lola: fired transitions : 23015
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-01: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-07: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF false state space /EFEG


Time elapsed: 56 secs. Pages in use: 8

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DiscoveryGPU-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819414000282"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-06a.tgz
mv DiscoveryGPU-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;