Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r135-smll-167819413400042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Dekker-PT-200, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819413400042
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 25M
-rw-r--r-- 1 mcc users 8.1K Feb 26 04:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 04:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 26 02:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 02:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 15:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 06:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 166K Feb 26 06:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 05:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 110K Feb 26 05:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 25M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Dekker-PT-200-CTLFireability-00
FORMULA_NAME Dekker-PT-200-CTLFireability-01
FORMULA_NAME Dekker-PT-200-CTLFireability-02
FORMULA_NAME Dekker-PT-200-CTLFireability-03
FORMULA_NAME Dekker-PT-200-CTLFireability-04
FORMULA_NAME Dekker-PT-200-CTLFireability-05
FORMULA_NAME Dekker-PT-200-CTLFireability-06
FORMULA_NAME Dekker-PT-200-CTLFireability-07
FORMULA_NAME Dekker-PT-200-CTLFireability-08
FORMULA_NAME Dekker-PT-200-CTLFireability-09
FORMULA_NAME Dekker-PT-200-CTLFireability-10
FORMULA_NAME Dekker-PT-200-CTLFireability-11
FORMULA_NAME Dekker-PT-200-CTLFireability-12
FORMULA_NAME Dekker-PT-200-CTLFireability-13
FORMULA_NAME Dekker-PT-200-CTLFireability-14
FORMULA_NAME Dekker-PT-200-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678269611355

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Dekker-PT-200
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 10:00:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 10:00:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 10:00:16] [INFO ] Load time of PNML (sax parser for PT used): 1882 ms
[2023-03-08 10:00:16] [INFO ] Transformed 1000 places.
[2023-03-08 10:00:16] [INFO ] Transformed 40400 transitions.
[2023-03-08 10:00:16] [INFO ] Found NUPN structural information;
[2023-03-08 10:00:16] [INFO ] Parsed PT model containing 1000 places and 40400 transitions and 320400 arcs in 2260 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 64 ms.
Support contains 438 out of 1000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 482 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
[2023-03-08 10:00:17] [INFO ] Flow matrix only has 800 transitions (discarded 39600 similar events)
// Phase 1: matrix 800 rows 1000 cols
[2023-03-08 10:00:18] [INFO ] Computed 600 place invariants in 65 ms
[2023-03-08 10:00:22] [INFO ] Implicit Places using invariants in 4759 ms returned []
Implicit Place search using SMT only with invariants took 4801 ms to find 0 implicit places.
[2023-03-08 10:00:22] [INFO ] Flow matrix only has 800 transitions (discarded 39600 similar events)
[2023-03-08 10:00:22] [INFO ] Invariant cache hit.
[2023-03-08 10:00:53] [INFO ] Performed 29192/40400 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-08 10:01:03] [INFO ] Dead Transitions using invariants and state equation in 40881 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 46191 ms. Remains : 1000/1000 places, 40400/40400 transitions.
Support contains 438 out of 1000 places after structural reductions.
[2023-03-08 10:01:07] [INFO ] Flatten gal took : 2541 ms
[2023-03-08 10:01:09] [INFO ] Flatten gal took : 2143 ms
[2023-03-08 10:01:13] [INFO ] Input system was already deterministic with 40400 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1351 ms. (steps per millisecond=7 ) properties (out of 88) seen :87
Finished Best-First random walk after 201 steps, including 0 resets, run visited all 1 properties in 17 ms. (steps per millisecond=11 )
[2023-03-08 10:01:16] [INFO ] Flatten gal took : 1502 ms
[2023-03-08 10:01:18] [INFO ] Flatten gal took : 1912 ms
[2023-03-08 10:01:21] [INFO ] Input system was already deterministic with 40400 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1362 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1365 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:01:26] [INFO ] Flatten gal took : 1659 ms
[2023-03-08 10:01:27] [INFO ] Flatten gal took : 1725 ms
[2023-03-08 10:01:30] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1214 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1221 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:01:33] [INFO ] Flatten gal took : 1505 ms
[2023-03-08 10:01:35] [INFO ] Flatten gal took : 1782 ms
[2023-03-08 10:01:38] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1360 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1361 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:01:41] [INFO ] Flatten gal took : 1472 ms
[2023-03-08 10:01:42] [INFO ] Flatten gal took : 1568 ms
[2023-03-08 10:01:45] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 2612 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2613 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:01:49] [INFO ] Flatten gal took : 1466 ms
[2023-03-08 10:01:51] [INFO ] Flatten gal took : 1678 ms
[2023-03-08 10:01:54] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1106 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1111 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:01:57] [INFO ] Flatten gal took : 1512 ms
[2023-03-08 10:01:59] [INFO ] Flatten gal took : 1718 ms
[2023-03-08 10:02:01] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1202 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1206 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:05] [INFO ] Flatten gal took : 1642 ms
[2023-03-08 10:02:06] [INFO ] Flatten gal took : 1617 ms
[2023-03-08 10:02:09] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1102 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1106 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:12] [INFO ] Flatten gal took : 1483 ms
[2023-03-08 10:02:13] [INFO ] Flatten gal took : 1689 ms
[2023-03-08 10:02:16] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1111 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1112 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:19] [INFO ] Flatten gal took : 1464 ms
[2023-03-08 10:02:20] [INFO ] Flatten gal took : 1684 ms
[2023-03-08 10:02:23] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 2344 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2345 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:27] [INFO ] Flatten gal took : 1445 ms
[2023-03-08 10:02:29] [INFO ] Flatten gal took : 1662 ms
[2023-03-08 10:02:31] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 962 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 963 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:34] [INFO ] Flatten gal took : 1473 ms
[2023-03-08 10:02:36] [INFO ] Flatten gal took : 1683 ms
[2023-03-08 10:02:38] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1012 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1013 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:41] [INFO ] Flatten gal took : 1475 ms
[2023-03-08 10:02:43] [INFO ] Flatten gal took : 1695 ms
[2023-03-08 10:02:45] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 2521 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2522 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:49] [INFO ] Flatten gal took : 1475 ms
[2023-03-08 10:02:51] [INFO ] Flatten gal took : 1688 ms
[2023-03-08 10:02:54] [INFO ] Input system was already deterministic with 40400 transitions.
Finished random walk after 502 steps, including 0 resets, run visited all 1 properties in 68 ms. (steps per millisecond=7 )
FORMULA Dekker-PT-200-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 2445 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2446 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:02:58] [INFO ] Flatten gal took : 1475 ms
[2023-03-08 10:03:00] [INFO ] Flatten gal took : 1713 ms
[2023-03-08 10:03:02] [INFO ] Input system was already deterministic with 40400 transitions.
Finished random walk after 756 steps, including 0 resets, run visited all 1 properties in 69 ms. (steps per millisecond=10 )
FORMULA Dekker-PT-200-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 2363 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2364 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:03:06] [INFO ] Flatten gal took : 1474 ms
[2023-03-08 10:03:08] [INFO ] Flatten gal took : 1688 ms
[2023-03-08 10:03:11] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 920 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 921 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:03:13] [INFO ] Flatten gal took : 1464 ms
[2023-03-08 10:03:15] [INFO ] Flatten gal took : 1686 ms
[2023-03-08 10:03:18] [INFO ] Input system was already deterministic with 40400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 40400/40400 transitions.
Applied a total of 0 rules in 1119 ms. Remains 1000 /1000 variables (removed 0) and now considering 40400/40400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1120 ms. Remains : 1000/1000 places, 40400/40400 transitions.
[2023-03-08 10:03:21] [INFO ] Flatten gal took : 1469 ms
[2023-03-08 10:03:22] [INFO ] Flatten gal took : 1658 ms
[2023-03-08 10:03:25] [INFO ] Input system was already deterministic with 40400 transitions.
[2023-03-08 10:03:27] [INFO ] Flatten gal took : 1632 ms
[2023-03-08 10:03:28] [INFO ] Flatten gal took : 1689 ms
[2023-03-08 10:03:28] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 12 ms.
[2023-03-08 10:03:28] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1000 places, 40400 transitions and 320400 arcs took 205 ms.
Total runtime 194327 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Dekker-PT-200
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/368
CTLFireability

BK_STOP 1678270389691

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/368/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/368/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/368/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 54 (type SKEL/SRCH) for 6 Dekker-PT-200-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type SKEL/SRCH) for Dekker-PT-200-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 298 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type SKEL/FNDP) for 6 Dekker-PT-200-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 6 Dekker-PT-200-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/SRCH) for 6 Dekker-PT-200-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 6 Dekker-PT-200-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 59 (type SKEL/SRCH) for Dekker-PT-200-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 57 (type FNDP) for Dekker-PT-200-CTLFireability-02 (obsolete)
lola: CANCELED task # 58 (type EQUN) for Dekker-PT-200-CTLFireability-02 (obsolete)
lola: CANCELED task # 60 (type SRCH) for Dekker-PT-200-CTLFireability-02 (obsolete)
lola: FINISHED task # 57 (type SKEL/FNDP) for Dekker-PT-200-CTLFireability-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/368/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 58 (type SKEL/EQUN) for Dekker-PT-200-CTLFireability-02
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 303 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 308 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 313 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 318 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 323 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 333 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 338 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 343 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 348 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 353 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 358 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 363 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 368 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 373 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 378 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 383 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 388 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 393 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 398 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 403 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 408 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 413 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 418 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 423 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 428 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 433 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 438 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 443 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 448 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 453 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 458 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 463 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 468 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 473 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 478 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 483 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 488 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 493 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 498 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 506 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 511 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 516 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 521 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 526 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 225.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 536 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 546 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 20.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 551 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 556 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 11.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 561 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 567 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Dekker-PT-200-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-02: CONJ 0 0 0 0 6 0 0 1
Dekker-PT-200-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Dekker-PT-200-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Dekker-PT-200-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 14.000000 secs.
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 470 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Dekker-PT-200"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Dekker-PT-200, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819413400042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Dekker-PT-200.tgz
mv Dekker-PT-200 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;