About the Execution of LoLA for DoubleLock-PT-p1s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4769.743 | 3600000.00 | 3487980.00 | 9531.30 | ?FFFFFFF?FFF??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412900524.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DoubleLock-PT-p1s3, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412900524
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.7M
-rw-r--r-- 1 mcc users 5.8K Feb 25 14:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 14:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 14:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 14:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 14:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 14:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 14:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.4M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-00
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-01
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-02
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-03
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-04
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-05
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-06
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-07
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-08
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-09
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-10
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-11
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-12
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-13
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-14
FORMULA_NAME DoubleLock-PT-p1s3-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678511697321
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p1s3
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DoubleLock-PT-p1s3
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA DoubleLock-PT-p1s3-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 11440576 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16164084 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 256 transitions removed,132 places removed
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 15 (type CNST) for 12 DoubleLock-PT-p1s3-LTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 15 (type CNST) for DoubleLock-PT-p1s3-LTLFireability-04
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-11: AG 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 DoubleLock-PT-p1s3-LTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for DoubleLock-PT-p1s3-LTLFireability-01
lola: result : false
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-09: CONJ 0 0 0 0 3 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-11: AG 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s3-LTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-02
lola: result : false
lola: markings : 111
lola: fired transitions : 111
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s3-LTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 65 (type FNDP) for 35 DoubleLock-PT-p1s3-LTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 35 DoubleLock-PT-p1s3-LTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 68 (type SRCH) for 35 DoubleLock-PT-p1s3-LTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/LTLFireability-66.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 65 (type FNDP) for DoubleLock-PT-p1s3-LTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for DoubleLock-PT-p1s3-LTLFireability-09 (obsolete)
lola: CANCELED task # 68 (type SRCH) for DoubleLock-PT-p1s3-LTLFireability-09 (obsolete)
lola: FINISHED task # 66 (type EQUN) for DoubleLock-PT-p1s3-LTLFireability-09
lola: result : unknown
lola: FINISHED task # 68 (type SRCH) for DoubleLock-PT-p1s3-LTLFireability-09
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type FNDP) for 49 DoubleLock-PT-p1s3-LTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 49 DoubleLock-PT-p1s3-LTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type SRCH) for 49 DoubleLock-PT-p1s3-LTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type FNDP) for DoubleLock-PT-p1s3-LTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for DoubleLock-PT-p1s3-LTLFireability-11 (obsolete)
lola: CANCELED task # 78 (type SRCH) for DoubleLock-PT-p1s3-LTLFireability-11 (obsolete)
lola: FINISHED task # 78 (type SRCH) for DoubleLock-PT-p1s3-LTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLFireability-76.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/299 2/32 DoubleLock-PT-p1s3-LTLFireability-00 250714 m, 50142 m/sec, 352131 t fired, .
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 76 (type EQUN) for DoubleLock-PT-p1s3-LTLFireability-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/299 4/32 DoubleLock-PT-p1s3-LTLFireability-00 565561 m, 62969 m/sec, 797922 t fired, .
Time elapsed: 21 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/299 7/32 DoubleLock-PT-p1s3-LTLFireability-00 894642 m, 65816 m/sec, 1238070 t fired, .
Time elapsed: 26 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/299 9/32 DoubleLock-PT-p1s3-LTLFireability-00 1222128 m, 65497 m/sec, 1674722 t fired, .
Time elapsed: 31 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/299 11/32 DoubleLock-PT-p1s3-LTLFireability-00 1549299 m, 65434 m/sec, 2110952 t fired, .
Time elapsed: 36 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/299 14/32 DoubleLock-PT-p1s3-LTLFireability-00 1875825 m, 65305 m/sec, 2546316 t fired, .
Time elapsed: 41 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/299 16/32 DoubleLock-PT-p1s3-LTLFireability-00 2202762 m, 65387 m/sec, 2982230 t fired, .
Time elapsed: 46 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/299 18/32 DoubleLock-PT-p1s3-LTLFireability-00 2529463 m, 65340 m/sec, 3417837 t fired, .
Time elapsed: 51 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/299 21/32 DoubleLock-PT-p1s3-LTLFireability-00 2854889 m, 65085 m/sec, 3851731 t fired, .
Time elapsed: 56 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/299 23/32 DoubleLock-PT-p1s3-LTLFireability-00 3179140 m, 64850 m/sec, 4284066 t fired, .
Time elapsed: 61 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/299 25/32 DoubleLock-PT-p1s3-LTLFireability-00 3504423 m, 65056 m/sec, 4717779 t fired, .
Time elapsed: 66 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/299 28/32 DoubleLock-PT-p1s3-LTLFireability-00 3828763 m, 64868 m/sec, 5150235 t fired, .
Time elapsed: 71 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/299 30/32 DoubleLock-PT-p1s3-LTLFireability-00 4152707 m, 64788 m/sec, 5582159 t fired, .
Time elapsed: 76 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/299 32/32 DoubleLock-PT-p1s3-LTLFireability-00 4477296 m, 64917 m/sec, 6014948 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 DoubleLock-PT-p1s3-LTLFireability-15
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 5/319 3/32 DoubleLock-PT-p1s3-LTLFireability-15 332161 m, 66432 m/sec, 457955 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 10/319 6/32 DoubleLock-PT-p1s3-LTLFireability-15 663600 m, 66287 m/sec, 899872 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 15/319 9/32 DoubleLock-PT-p1s3-LTLFireability-15 993990 m, 66078 m/sec, 1340391 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 20/319 12/32 DoubleLock-PT-p1s3-LTLFireability-15 1322852 m, 65772 m/sec, 1778874 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 25/319 15/32 DoubleLock-PT-p1s3-LTLFireability-15 1651836 m, 65796 m/sec, 2217517 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 30/319 18/32 DoubleLock-PT-p1s3-LTLFireability-15 1980436 m, 65720 m/sec, 2655653 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 35/319 21/32 DoubleLock-PT-p1s3-LTLFireability-15 2308066 m, 65526 m/sec, 3092491 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 40/319 23/32 DoubleLock-PT-p1s3-LTLFireability-15 2635724 m, 65531 m/sec, 3529368 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 45/319 26/32 DoubleLock-PT-p1s3-LTLFireability-15 2961627 m, 65180 m/sec, 3963907 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 50/319 29/32 DoubleLock-PT-p1s3-LTLFireability-15 3290174 m, 65709 m/sec, 4401971 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 LTL EXCL 55/319 32/32 DoubleLock-PT-p1s3-LTLFireability-15 3616083 m, 65181 m/sec, 4836515 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 55 DoubleLock-PT-p1s3-LTLFireability-13
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 5/345 3/32 DoubleLock-PT-p1s3-LTLFireability-13 345511 m, 69102 m/sec, 475751 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 10/345 6/32 DoubleLock-PT-p1s3-LTLFireability-13 685475 m, 67992 m/sec, 929037 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 15/345 9/32 DoubleLock-PT-p1s3-LTLFireability-13 1024280 m, 67761 m/sec, 1380780 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 20/345 12/32 DoubleLock-PT-p1s3-LTLFireability-13 1361042 m, 67352 m/sec, 1829793 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 25/345 15/32 DoubleLock-PT-p1s3-LTLFireability-13 1697654 m, 67322 m/sec, 2278608 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 30/345 18/32 DoubleLock-PT-p1s3-LTLFireability-13 2033756 m, 67220 m/sec, 2726745 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 35/345 21/32 DoubleLock-PT-p1s3-LTLFireability-13 2369817 m, 67212 m/sec, 3174828 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 40/345 24/32 DoubleLock-PT-p1s3-LTLFireability-13 2706044 m, 67245 m/sec, 3623131 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 45/345 27/32 DoubleLock-PT-p1s3-LTLFireability-13 3041817 m, 67154 m/sec, 4070827 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 LTL EXCL 50/345 30/32 DoubleLock-PT-p1s3-LTLFireability-13 3377501 m, 67136 m/sec, 4518406 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 DoubleLock-PT-p1s3-LTLFireability-08
lola: time limit : 377 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 5/377 3/32 DoubleLock-PT-p1s3-LTLFireability-08 343589 m, 68717 m/sec, 473190 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 10/377 6/32 DoubleLock-PT-p1s3-LTLFireability-08 680149 m, 67312 m/sec, 921936 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 15/377 9/32 DoubleLock-PT-p1s3-LTLFireability-08 1016768 m, 67323 m/sec, 1370761 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 20/377 12/32 DoubleLock-PT-p1s3-LTLFireability-08 1351040 m, 66854 m/sec, 1816459 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 25/377 15/32 DoubleLock-PT-p1s3-LTLFireability-08 1685577 m, 66907 m/sec, 2262507 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 30/377 18/32 DoubleLock-PT-p1s3-LTLFireability-08 2019756 m, 66835 m/sec, 2708078 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 35/377 21/32 DoubleLock-PT-p1s3-LTLFireability-08 2352191 m, 66487 m/sec, 3151326 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 40/377 24/32 DoubleLock-PT-p1s3-LTLFireability-08 2684444 m, 66450 m/sec, 3594328 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 45/377 27/32 DoubleLock-PT-p1s3-LTLFireability-08 3015983 m, 66307 m/sec, 4036383 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 50/377 30/32 DoubleLock-PT-p1s3-LTLFireability-08 3347993 m, 66402 m/sec, 4479063 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 LTL EXCL 55/377 32/32 DoubleLock-PT-p1s3-LTLFireability-08 3679339 m, 66269 m/sec, 4920855 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 25 DoubleLock-PT-p1s3-LTLFireability-07
lola: time limit : 417 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 5/417 3/32 DoubleLock-PT-p1s3-LTLFireability-07 346615 m, 69323 m/sec, 477224 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 10/417 6/32 DoubleLock-PT-p1s3-LTLFireability-07 687488 m, 68174 m/sec, 931721 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 15/417 9/32 DoubleLock-PT-p1s3-LTLFireability-07 1026736 m, 67849 m/sec, 1384055 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 20/417 12/32 DoubleLock-PT-p1s3-LTLFireability-07 1364935 m, 67639 m/sec, 1834984 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 25/417 15/32 DoubleLock-PT-p1s3-LTLFireability-07 1703208 m, 67654 m/sec, 2286016 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 30/417 18/32 DoubleLock-PT-p1s3-LTLFireability-07 2041202 m, 67598 m/sec, 2736675 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 35/417 21/32 DoubleLock-PT-p1s3-LTLFireability-07 2378913 m, 67542 m/sec, 3186954 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 40/417 24/32 DoubleLock-PT-p1s3-LTLFireability-07 2716459 m, 67509 m/sec, 3637017 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 45/417 27/32 DoubleLock-PT-p1s3-LTLFireability-07 3053614 m, 67431 m/sec, 4086559 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 1 0 2 0 0 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 LTL EXCL 50/417 30/32 DoubleLock-PT-p1s3-LTLFireability-07 3390452 m, 67367 m/sec, 4535673 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-05: F 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-07: CONJ 0 1 0 0 2 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 25 DoubleLock-PT-p1s3-LTLFireability-07
lola: time limit : 469 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-07
lola: result : false
lola: markings : 111
lola: fired transitions : 111
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 79 (type EXCL) for 19 DoubleLock-PT-p1s3-LTLFireability-05
lola: time limit : 547 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-05
lola: result : true
lola: markings : 92
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DoubleLock-PT-p1s3-LTLFireability-06
lola: time limit : 656 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-06
lola: result : false
lola: markings : 93
lola: fired transitions : 94
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DoubleLock-PT-p1s3-LTLFireability-03
lola: time limit : 820 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-03
lola: result : false
lola: markings : 93
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 DoubleLock-PT-p1s3-LTLFireability-14
lola: time limit : 1094 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-14
lola: result : false
lola: markings : 92
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 DoubleLock-PT-p1s3-LTLFireability-12
lola: time limit : 1641 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 4/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 1708 m, 341 m/sec, 2031 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 9/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 3855 m, 429 m/sec, 4382 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 14/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 5801 m, 389 m/sec, 6328 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 19/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 7748 m, 389 m/sec, 8275 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 24/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 9699 m, 390 m/sec, 10226 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 29/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 11649 m, 390 m/sec, 12176 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 34/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 13599 m, 390 m/sec, 14126 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 39/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 15548 m, 389 m/sec, 16075 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 44/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 17498 m, 390 m/sec, 18025 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 49/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 19448 m, 390 m/sec, 19975 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 54/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 21395 m, 389 m/sec, 21922 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 59/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 23342 m, 389 m/sec, 23869 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 64/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 25290 m, 389 m/sec, 25817 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 69/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 27240 m, 390 m/sec, 27767 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 74/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 29189 m, 389 m/sec, 29716 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 79/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 31140 m, 390 m/sec, 31667 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 84/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 33090 m, 390 m/sec, 33617 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 89/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 35043 m, 390 m/sec, 35570 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 94/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 36993 m, 390 m/sec, 37520 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 99/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 38942 m, 389 m/sec, 39469 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 104/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 40886 m, 388 m/sec, 41413 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 109/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 42825 m, 387 m/sec, 43352 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 114/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 44762 m, 387 m/sec, 45289 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 119/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 46700 m, 387 m/sec, 47227 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 124/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 48642 m, 388 m/sec, 49169 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 129/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 50585 m, 388 m/sec, 51112 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 134/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 52525 m, 388 m/sec, 53052 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 139/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 54464 m, 387 m/sec, 54991 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 144/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 56416 m, 390 m/sec, 56943 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 149/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 58372 m, 391 m/sec, 58899 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 154/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 60331 m, 391 m/sec, 60858 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 159/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 62288 m, 391 m/sec, 62815 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 164/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 64245 m, 391 m/sec, 64772 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 169/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 66205 m, 392 m/sec, 66732 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 174/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 68164 m, 391 m/sec, 68691 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 179/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 70122 m, 391 m/sec, 70649 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 184/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 72080 m, 391 m/sec, 72607 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 189/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 74038 m, 391 m/sec, 74565 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 194/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 75996 m, 391 m/sec, 76523 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 199/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 77958 m, 392 m/sec, 78485 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 204/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 79914 m, 391 m/sec, 80441 t fired, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 209/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 81871 m, 391 m/sec, 82398 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 214/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 83829 m, 391 m/sec, 84356 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 219/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 85785 m, 391 m/sec, 86312 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 224/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 87742 m, 391 m/sec, 88269 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 229/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 89704 m, 392 m/sec, 90231 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 234/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 91667 m, 392 m/sec, 92194 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 239/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 93628 m, 392 m/sec, 94155 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 244/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 95588 m, 392 m/sec, 96115 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 249/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 97546 m, 391 m/sec, 98073 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 254/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 99508 m, 392 m/sec, 100035 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 259/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 101466 m, 391 m/sec, 101993 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 264/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 103425 m, 391 m/sec, 103952 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 269/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 105384 m, 391 m/sec, 105911 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 274/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 107342 m, 391 m/sec, 107869 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 279/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 109298 m, 391 m/sec, 109825 t fired, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 284/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 111255 m, 391 m/sec, 111782 t fired, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 289/1641 1/32 DoubleLock-PT-p1s3-LTLFireability-12 113210 m, 391 m/sec, 113737 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 294/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 115164 m, 390 m/sec, 115691 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 299/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 117118 m, 390 m/sec, 117645 t fired, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 304/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 119073 m, 391 m/sec, 119600 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 309/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 121030 m, 391 m/sec, 121557 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 314/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 122980 m, 390 m/sec, 123507 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 319/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 124931 m, 390 m/sec, 125458 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 324/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 126884 m, 390 m/sec, 127411 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 329/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 128838 m, 390 m/sec, 129365 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 334/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 130794 m, 391 m/sec, 131321 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 339/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 132749 m, 391 m/sec, 133276 t fired, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 344/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 134710 m, 392 m/sec, 135237 t fired, .
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 349/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 136668 m, 391 m/sec, 137195 t fired, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 354/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 138630 m, 392 m/sec, 139157 t fired, .
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 359/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 140589 m, 391 m/sec, 141116 t fired, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 364/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 142548 m, 391 m/sec, 143075 t fired, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 369/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 144506 m, 391 m/sec, 145033 t fired, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 374/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 146463 m, 391 m/sec, 146990 t fired, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 379/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 148419 m, 391 m/sec, 148946 t fired, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 384/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 150378 m, 391 m/sec, 150905 t fired, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 389/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 152338 m, 392 m/sec, 152865 t fired, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 394/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 154299 m, 392 m/sec, 154826 t fired, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 399/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 156258 m, 391 m/sec, 156785 t fired, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 404/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 158214 m, 391 m/sec, 158741 t fired, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 409/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 160174 m, 392 m/sec, 160701 t fired, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 414/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 162136 m, 392 m/sec, 162663 t fired, .
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 419/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 164097 m, 392 m/sec, 164624 t fired, .
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 424/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 166059 m, 392 m/sec, 166586 t fired, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 429/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 168023 m, 392 m/sec, 168550 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 434/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 169981 m, 391 m/sec, 170508 t fired, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 439/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 171939 m, 391 m/sec, 172466 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 444/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 173896 m, 391 m/sec, 174423 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 449/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 175854 m, 391 m/sec, 176381 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 454/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 177812 m, 391 m/sec, 178339 t fired, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 459/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 179771 m, 391 m/sec, 180298 t fired, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 464/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 181732 m, 392 m/sec, 182259 t fired, .
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 469/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 183700 m, 393 m/sec, 184227 t fired, .
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 474/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 185668 m, 393 m/sec, 186195 t fired, .
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 479/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 187636 m, 393 m/sec, 188163 t fired, .
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 484/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 189604 m, 393 m/sec, 190131 t fired, .
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 489/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 191569 m, 393 m/sec, 192096 t fired, .
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 494/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 193537 m, 393 m/sec, 194064 t fired, .
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 499/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 195503 m, 393 m/sec, 196030 t fired, .
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 504/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 197472 m, 393 m/sec, 197999 t fired, .
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 509/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 199440 m, 393 m/sec, 199967 t fired, .
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 514/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 201408 m, 393 m/sec, 201935 t fired, .
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 519/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 203376 m, 393 m/sec, 203903 t fired, .
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 524/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 205345 m, 393 m/sec, 205872 t fired, .
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 529/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 207312 m, 393 m/sec, 207839 t fired, .
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 534/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 209282 m, 394 m/sec, 209809 t fired, .
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 539/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 211250 m, 393 m/sec, 211777 t fired, .
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 544/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 213218 m, 393 m/sec, 213745 t fired, .
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 549/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 215176 m, 391 m/sec, 215703 t fired, .
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 554/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 217134 m, 391 m/sec, 217661 t fired, .
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 559/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 219091 m, 391 m/sec, 219618 t fired, .
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 564/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 221040 m, 389 m/sec, 221567 t fired, .
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 569/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 222912 m, 374 m/sec, 223439 t fired, .
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 574/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 224846 m, 386 m/sec, 225373 t fired, .
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 579/1641 2/32 DoubleLock-PT-p1s3-LTLFireability-12 226820 m, 394 m/sec, 227347 t fired, .
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 584/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 228787 m, 393 m/sec, 229314 t fired, .
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 589/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 230745 m, 391 m/sec, 231272 t fired, .
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 594/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 232701 m, 391 m/sec, 233228 t fired, .
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 599/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 234660 m, 391 m/sec, 235187 t fired, .
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 604/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 236618 m, 391 m/sec, 237145 t fired, .
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 609/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 238577 m, 391 m/sec, 239104 t fired, .
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 614/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 240533 m, 391 m/sec, 241060 t fired, .
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 619/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 242488 m, 391 m/sec, 243015 t fired, .
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 624/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 244433 m, 389 m/sec, 244960 t fired, .
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 629/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 246302 m, 373 m/sec, 246829 t fired, .
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 634/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 248172 m, 374 m/sec, 248699 t fired, .
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 639/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 250044 m, 374 m/sec, 250571 t fired, .
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 644/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 251980 m, 387 m/sec, 252507 t fired, .
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 649/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 253938 m, 391 m/sec, 254465 t fired, .
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 654/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 255896 m, 391 m/sec, 256423 t fired, .
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 659/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 257854 m, 391 m/sec, 258381 t fired, .
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 664/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 259812 m, 391 m/sec, 260339 t fired, .
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 669/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 261768 m, 391 m/sec, 262295 t fired, .
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 674/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 263724 m, 391 m/sec, 264251 t fired, .
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 679/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 265683 m, 391 m/sec, 266210 t fired, .
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 684/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 267609 m, 385 m/sec, 268136 t fired, .
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 689/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 269557 m, 389 m/sec, 270084 t fired, .
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 694/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 271507 m, 390 m/sec, 272034 t fired, .
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 699/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 273458 m, 390 m/sec, 273985 t fired, .
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 704/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 275408 m, 390 m/sec, 275935 t fired, .
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 709/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 277359 m, 390 m/sec, 277886 t fired, .
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 714/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 279312 m, 390 m/sec, 279839 t fired, .
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 719/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 281265 m, 390 m/sec, 281792 t fired, .
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 724/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 283217 m, 390 m/sec, 283744 t fired, .
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 729/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 285172 m, 391 m/sec, 285699 t fired, .
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 734/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 287126 m, 390 m/sec, 287653 t fired, .
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 739/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 289078 m, 390 m/sec, 289605 t fired, .
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 744/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 291030 m, 390 m/sec, 291557 t fired, .
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 749/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 292957 m, 385 m/sec, 293484 t fired, .
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 754/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 294918 m, 392 m/sec, 295445 t fired, .
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 759/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 296878 m, 392 m/sec, 297405 t fired, .
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 764/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 298841 m, 392 m/sec, 299368 t fired, .
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 769/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 300802 m, 392 m/sec, 301329 t fired, .
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 774/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 302764 m, 392 m/sec, 303291 t fired, .
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 779/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 304725 m, 392 m/sec, 305252 t fired, .
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 784/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 306686 m, 392 m/sec, 307213 t fired, .
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 789/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 308650 m, 392 m/sec, 309177 t fired, .
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 794/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 310608 m, 391 m/sec, 311135 t fired, .
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 799/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 312570 m, 392 m/sec, 313097 t fired, .
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 804/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 314538 m, 393 m/sec, 315065 t fired, .
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 809/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 316505 m, 393 m/sec, 317032 t fired, .
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 814/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 318472 m, 393 m/sec, 318999 t fired, .
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 819/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 320437 m, 393 m/sec, 320964 t fired, .
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 824/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 322402 m, 393 m/sec, 322929 t fired, .
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 829/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 324368 m, 393 m/sec, 324895 t fired, .
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 834/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 326334 m, 393 m/sec, 326861 t fired, .
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 839/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 328298 m, 392 m/sec, 328825 t fired, .
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 844/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 330264 m, 393 m/sec, 330791 t fired, .
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 849/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 332230 m, 393 m/sec, 332757 t fired, .
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 854/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 334192 m, 392 m/sec, 334719 t fired, .
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 859/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 336157 m, 393 m/sec, 336684 t fired, .
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 864/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 338121 m, 392 m/sec, 338648 t fired, .
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 869/1641 3/32 DoubleLock-PT-p1s3-LTLFireability-12 340079 m, 391 m/sec, 340606 t fired, .
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 874/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 342036 m, 391 m/sec, 342563 t fired, .
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 879/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 343993 m, 391 m/sec, 344520 t fired, .
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 884/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 345957 m, 392 m/sec, 346484 t fired, .
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 889/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 347913 m, 391 m/sec, 348440 t fired, .
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 894/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 349876 m, 392 m/sec, 350403 t fired, .
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 899/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 351844 m, 393 m/sec, 352371 t fired, .
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 904/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 353810 m, 393 m/sec, 354337 t fired, .
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 909/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 355773 m, 392 m/sec, 356300 t fired, .
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 914/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 357736 m, 392 m/sec, 358263 t fired, .
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 919/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 359698 m, 392 m/sec, 360225 t fired, .
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 924/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 361658 m, 392 m/sec, 362185 t fired, .
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 929/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 363620 m, 392 m/sec, 364147 t fired, .
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 934/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 365582 m, 392 m/sec, 366109 t fired, .
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 939/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 367543 m, 392 m/sec, 368070 t fired, .
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 944/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 369504 m, 392 m/sec, 370031 t fired, .
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 949/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 371468 m, 392 m/sec, 371995 t fired, .
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 954/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 373431 m, 392 m/sec, 373958 t fired, .
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 959/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 375391 m, 392 m/sec, 375918 t fired, .
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 964/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 377354 m, 392 m/sec, 377881 t fired, .
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 969/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 379316 m, 392 m/sec, 379843 t fired, .
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 974/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 381278 m, 392 m/sec, 381805 t fired, .
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 979/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 383242 m, 392 m/sec, 383769 t fired, .
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 984/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 385206 m, 392 m/sec, 385733 t fired, .
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 989/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 387168 m, 392 m/sec, 387695 t fired, .
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 994/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 389131 m, 392 m/sec, 389658 t fired, .
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 999/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 391095 m, 392 m/sec, 391622 t fired, .
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1004/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 393057 m, 392 m/sec, 393584 t fired, .
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1009/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 395018 m, 392 m/sec, 395545 t fired, .
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1014/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 396978 m, 392 m/sec, 397505 t fired, .
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1019/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 398941 m, 392 m/sec, 399468 t fired, .
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1024/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 400901 m, 392 m/sec, 401428 t fired, .
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1029/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 402872 m, 394 m/sec, 403399 t fired, .
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1034/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 404843 m, 394 m/sec, 405370 t fired, .
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1039/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 406812 m, 393 m/sec, 407339 t fired, .
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1044/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 408784 m, 394 m/sec, 409311 t fired, .
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1049/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 410754 m, 394 m/sec, 411281 t fired, .
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1054/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 412725 m, 394 m/sec, 413252 t fired, .
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1059/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 414695 m, 394 m/sec, 415222 t fired, .
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1064/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 416666 m, 394 m/sec, 417193 t fired, .
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1069/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 418636 m, 394 m/sec, 419163 t fired, .
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1074/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 420606 m, 394 m/sec, 421133 t fired, .
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1079/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 422578 m, 394 m/sec, 423105 t fired, .
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1084/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 424554 m, 395 m/sec, 425081 t fired, .
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1089/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 426529 m, 395 m/sec, 427056 t fired, .
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1094/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 428504 m, 395 m/sec, 429031 t fired, .
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1099/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 430479 m, 395 m/sec, 431006 t fired, .
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1104/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 432454 m, 395 m/sec, 432981 t fired, .
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1109/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 434430 m, 395 m/sec, 434957 t fired, .
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1114/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 436405 m, 395 m/sec, 436932 t fired, .
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1119/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 438381 m, 395 m/sec, 438908 t fired, .
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1124/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 440356 m, 395 m/sec, 440883 t fired, .
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1129/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 442329 m, 394 m/sec, 442856 t fired, .
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1134/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 444300 m, 394 m/sec, 444827 t fired, .
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1139/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 446271 m, 394 m/sec, 446798 t fired, .
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1144/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 448241 m, 394 m/sec, 448768 t fired, .
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1149/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 450212 m, 394 m/sec, 450739 t fired, .
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1154/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 452184 m, 394 m/sec, 452711 t fired, .
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1159/1641 4/32 DoubleLock-PT-p1s3-LTLFireability-12 454154 m, 394 m/sec, 454681 t fired, .
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1164/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 456126 m, 394 m/sec, 456653 t fired, .
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1169/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 458100 m, 394 m/sec, 458627 t fired, .
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1174/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 460070 m, 394 m/sec, 460597 t fired, .
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1179/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 462039 m, 393 m/sec, 462566 t fired, .
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1184/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 464010 m, 394 m/sec, 464537 t fired, .
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1189/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 465981 m, 394 m/sec, 466508 t fired, .
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1194/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 467950 m, 393 m/sec, 468477 t fired, .
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1199/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 469921 m, 394 m/sec, 470448 t fired, .
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1204/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 471894 m, 394 m/sec, 472421 t fired, .
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1209/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 473866 m, 394 m/sec, 474393 t fired, .
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1214/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 475838 m, 394 m/sec, 476365 t fired, .
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1219/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 477811 m, 394 m/sec, 478338 t fired, .
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1224/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 479784 m, 394 m/sec, 480311 t fired, .
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1229/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 481756 m, 394 m/sec, 482283 t fired, .
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1234/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 483729 m, 394 m/sec, 484256 t fired, .
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1239/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 485699 m, 394 m/sec, 486226 t fired, .
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1244/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 487667 m, 393 m/sec, 488194 t fired, .
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1249/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 489638 m, 394 m/sec, 490165 t fired, .
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1254/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 491610 m, 394 m/sec, 492137 t fired, .
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1259/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 493583 m, 394 m/sec, 494110 t fired, .
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1264/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 495551 m, 393 m/sec, 496078 t fired, .
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1269/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 497524 m, 394 m/sec, 498051 t fired, .
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1274/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 499496 m, 394 m/sec, 500023 t fired, .
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1279/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 501468 m, 394 m/sec, 501995 t fired, .
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1284/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 503441 m, 394 m/sec, 503968 t fired, .
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1289/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 505414 m, 394 m/sec, 505941 t fired, .
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1294/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 507385 m, 394 m/sec, 507912 t fired, .
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1299/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 509356 m, 394 m/sec, 509883 t fired, .
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1304/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 511328 m, 394 m/sec, 511855 t fired, .
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1309/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 513302 m, 394 m/sec, 513829 t fired, .
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1314/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 515274 m, 394 m/sec, 515801 t fired, .
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1319/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 517245 m, 394 m/sec, 517772 t fired, .
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1324/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 519217 m, 394 m/sec, 519744 t fired, .
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1329/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 521188 m, 394 m/sec, 521715 t fired, .
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1334/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 523160 m, 394 m/sec, 523687 t fired, .
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1339/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 525129 m, 393 m/sec, 525656 t fired, .
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1344/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 527101 m, 394 m/sec, 527628 t fired, .
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1349/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 529072 m, 394 m/sec, 529599 t fired, .
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1354/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 531045 m, 394 m/sec, 531572 t fired, .
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1359/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 533018 m, 394 m/sec, 533545 t fired, .
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1364/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 534991 m, 394 m/sec, 535518 t fired, .
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1369/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 536963 m, 394 m/sec, 537490 t fired, .
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1374/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 538933 m, 394 m/sec, 539460 t fired, .
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1379/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 540903 m, 394 m/sec, 541430 t fired, .
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1384/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 542877 m, 394 m/sec, 543404 t fired, .
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1389/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 544851 m, 394 m/sec, 545378 t fired, .
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1394/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 546822 m, 394 m/sec, 547349 t fired, .
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1399/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 548792 m, 394 m/sec, 549319 t fired, .
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1404/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 550767 m, 395 m/sec, 551294 t fired, .
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1409/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 552737 m, 394 m/sec, 553264 t fired, .
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1414/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 554710 m, 394 m/sec, 555237 t fired, .
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1419/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 556684 m, 394 m/sec, 557211 t fired, .
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1424/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 558654 m, 394 m/sec, 559181 t fired, .
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1429/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 560626 m, 394 m/sec, 561153 t fired, .
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1434/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 562597 m, 394 m/sec, 563124 t fired, .
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1439/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 564568 m, 394 m/sec, 565095 t fired, .
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1444/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 566538 m, 394 m/sec, 567065 t fired, .
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1449/1641 5/32 DoubleLock-PT-p1s3-LTLFireability-12 568509 m, 394 m/sec, 569036 t fired, .
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1454/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 570480 m, 394 m/sec, 571007 t fired, .
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1459/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 572451 m, 394 m/sec, 572978 t fired, .
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1464/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 574421 m, 394 m/sec, 574948 t fired, .
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1469/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 576392 m, 394 m/sec, 576919 t fired, .
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1474/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 578365 m, 394 m/sec, 578892 t fired, .
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1479/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 580338 m, 394 m/sec, 580865 t fired, .
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1484/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 582311 m, 394 m/sec, 582838 t fired, .
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1489/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 584283 m, 394 m/sec, 584810 t fired, .
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1494/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 586254 m, 394 m/sec, 586781 t fired, .
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1499/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 588226 m, 394 m/sec, 588753 t fired, .
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1504/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 590197 m, 394 m/sec, 590724 t fired, .
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1509/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 592167 m, 394 m/sec, 592694 t fired, .
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1514/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 594135 m, 393 m/sec, 594662 t fired, .
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1519/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 596105 m, 394 m/sec, 596632 t fired, .
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1524/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 598076 m, 394 m/sec, 598603 t fired, .
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1529/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 600048 m, 394 m/sec, 600575 t fired, .
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1534/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 602019 m, 394 m/sec, 602546 t fired, .
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1539/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 603990 m, 394 m/sec, 604517 t fired, .
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1544/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 605959 m, 393 m/sec, 606486 t fired, .
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1549/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 607932 m, 394 m/sec, 608459 t fired, .
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1554/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 609903 m, 394 m/sec, 610430 t fired, .
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1559/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 611873 m, 394 m/sec, 612400 t fired, .
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1564/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 613844 m, 394 m/sec, 614371 t fired, .
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1569/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 615816 m, 394 m/sec, 616343 t fired, .
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1574/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 617787 m, 394 m/sec, 618314 t fired, .
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1579/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 619760 m, 394 m/sec, 620287 t fired, .
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1584/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 621732 m, 394 m/sec, 622259 t fired, .
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1589/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 623702 m, 394 m/sec, 624229 t fired, .
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1594/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 625672 m, 394 m/sec, 626199 t fired, .
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1599/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 627644 m, 394 m/sec, 628171 t fired, .
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1604/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 629615 m, 394 m/sec, 630142 t fired, .
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1609/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 631587 m, 394 m/sec, 632114 t fired, .
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1614/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 633559 m, 394 m/sec, 634086 t fired, .
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1619/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 635530 m, 394 m/sec, 636057 t fired, .
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1624/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 637503 m, 394 m/sec, 638030 t fired, .
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1629/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 639476 m, 394 m/sec, 640003 t fired, .
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1634/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 641448 m, 394 m/sec, 641975 t fired, .
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 1639/1641 6/32 DoubleLock-PT-p1s3-LTLFireability-12 643420 m, 394 m/sec, 643947 t fired, .
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DoubleLock-PT-p1s3-LTLFireability-10
lola: time limit : 1639 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type EXCL) for 52 DoubleLock-PT-p1s3-LTLFireability-12
lola: time limit : 1639 sec
lola: memory limit: 5 pages
lola: FINISHED task # 47 (type EXCL) for DoubleLock-PT-p1s3-LTLFireability-10
lola: result : false
lola: markings : 129
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 5/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 2291 m, -128225 m/sec, 2731 t fired, .
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 10/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 4281 m, 398 m/sec, 4808 t fired, .
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 15/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 6195 m, 382 m/sec, 6722 t fired, .
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 20/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 8110 m, 383 m/sec, 8637 t fired, .
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 25/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 10022 m, 382 m/sec, 10549 t fired, .
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 30/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 11935 m, 382 m/sec, 12462 t fired, .
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 35/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 13848 m, 382 m/sec, 14375 t fired, .
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 40/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 15764 m, 383 m/sec, 16291 t fired, .
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 45/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 17670 m, 381 m/sec, 18197 t fired, .
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 50/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 19576 m, 381 m/sec, 20103 t fired, .
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 55/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 21483 m, 381 m/sec, 22010 t fired, .
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 60/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 23392 m, 381 m/sec, 23919 t fired, .
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 65/1639 1/5 DoubleLock-PT-p1s3-LTLFireability-12 25302 m, 382 m/sec, 25829 t fired, .
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-LTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-LTLFireability-02: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-03: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-04: CONJ false preprocessing
DoubleLock-PT-p1s3-LTLFireability-05: F false state space / EG
DoubleLock-PT-p1s3-LTLFireability-06: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-07: CONJ false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-09: CONJ false findpath
DoubleLock-PT-p1s3-LTLFireability-10: LTL false LTL model checker
DoubleLock-PT-p1s3-LTLFireability-11: AG false findpath
DoubleLock-PT-p1s3-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s3"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s3, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819412900524"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s3.tgz
mv DoubleLock-PT-p1s3 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;