About the Execution of LoLA for DoubleLock-PT-p1s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6504.132 | 3600000.00 | 4361556.00 | 9138.40 | ?F?T?T?FF??FFF?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412900522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DoubleLock-PT-p1s3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412900522
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.7M
-rw-r--r-- 1 mcc users 5.8K Feb 25 14:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 14:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 14:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 14:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 14:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 14:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 14:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.4M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-00
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-01
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-02
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-03
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-04
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-05
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-06
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-07
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-08
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-09
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-10
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-11
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-12
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-13
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-14
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678508082001
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p1s3
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DoubleLock-PT-p1s3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DoubleLock-PT-p1s3-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9707004 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16164836 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 256 transitions removed,132 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL 0 0 0 0 0 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST) for 15 DoubleLock-PT-p1s3-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 36 DoubleLock-PT-p1s3-CTLFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 16 (type CNST) for DoubleLock-PT-p1s3-CTLFireability-05
lola: result : true
lola: FINISHED task # 37 (type CNST) for DoubleLock-PT-p1s3-CTLFireability-12
lola: result : false
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 DoubleLock-PT-p1s3-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for DoubleLock-PT-p1s3-CTLFireability-01
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 25 (type CNST) for 24 DoubleLock-PT-p1s3-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 25 (type CNST) for DoubleLock-PT-p1s3-CTLFireability-08
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 43 (type EXCL) for 42 DoubleLock-PT-p1s3-CTLFireability-14
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 53 (type FNDP) for 45 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 45 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SRCH) for 45 DoubleLock-PT-p1s3-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/CTLFireability-54.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 53 (type FNDP) for DoubleLock-PT-p1s3-CTLFireability-15
lola: result : true
lola: fired transitions : 340
lola: tried executions : 6
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-15 (obsolete)
lola: CANCELED task # 56 (type SRCH) for DoubleLock-PT-p1s3-CTLFireability-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/323 2/32 DoubleLock-PT-p1s3-CTLFireability-14 163136 m, 32627 m/sec, 213159 t fired, .
Time elapsed: 50 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/323 3/32 DoubleLock-PT-p1s3-CTLFireability-14 470918 m, 61556 m/sec, 530138 t fired, .
Time elapsed: 55 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/323 5/32 DoubleLock-PT-p1s3-CTLFireability-14 785274 m, 62871 m/sec, 844494 t fired, .
Time elapsed: 60 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/323 7/32 DoubleLock-PT-p1s3-CTLFireability-14 1099446 m, 62834 m/sec, 1158667 t fired, .
Time elapsed: 65 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/323 9/32 DoubleLock-PT-p1s3-CTLFireability-14 1411386 m, 62388 m/sec, 1470606 t fired, .
Time elapsed: 70 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/323 11/32 DoubleLock-PT-p1s3-CTLFireability-14 1724374 m, 62597 m/sec, 1783595 t fired, .
Time elapsed: 75 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/323 13/32 DoubleLock-PT-p1s3-CTLFireability-14 2021359 m, 59397 m/sec, 2080579 t fired, .
Time elapsed: 80 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/323 15/32 DoubleLock-PT-p1s3-CTLFireability-14 2322341 m, 60196 m/sec, 2381561 t fired, .
Time elapsed: 85 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 44/323 17/32 DoubleLock-PT-p1s3-CTLFireability-14 2607325 m, 56996 m/sec, 2666545 t fired, .
Time elapsed: 90 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 49/323 19/32 DoubleLock-PT-p1s3-CTLFireability-14 2920806 m, 62696 m/sec, 2980026 t fired, .
Time elapsed: 95 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 54/323 21/32 DoubleLock-PT-p1s3-CTLFireability-14 3214490 m, 58736 m/sec, 3273710 t fired, .
Time elapsed: 100 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 59/323 23/32 DoubleLock-PT-p1s3-CTLFireability-14 3528559 m, 62813 m/sec, 3587779 t fired, .
Time elapsed: 105 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 64/323 25/32 DoubleLock-PT-p1s3-CTLFireability-14 3842117 m, 62711 m/sec, 3901337 t fired, .
Time elapsed: 110 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 69/323 27/32 DoubleLock-PT-p1s3-CTLFireability-14 4154938 m, 62564 m/sec, 4214158 t fired, .
Time elapsed: 115 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 74/323 29/32 DoubleLock-PT-p1s3-CTLFireability-14 4442255 m, 57463 m/sec, 4501475 t fired, .
Time elapsed: 120 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 79/323 31/32 DoubleLock-PT-p1s3-CTLFireability-14 4754763 m, 62501 m/sec, 4813983 t fired, .
Time elapsed: 125 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 DoubleLock-PT-p1s3-CTLFireability-13
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-13
lola: result : false
lola: markings : 284
lola: fired transitions : 428
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DoubleLock-PT-p1s3-CTLFireability-11
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-11
lola: result : false
lola: markings : 111
lola: fired transitions : 221
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DoubleLock-PT-p1s3-CTLFireability-10
lola: time limit : 433 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/433 1/32 DoubleLock-PT-p1s3-CTLFireability-10 149072 m, 29814 m/sec, 476091 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/433 2/32 DoubleLock-PT-p1s3-CTLFireability-10 298283 m, 29842 m/sec, 898790 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/433 3/32 DoubleLock-PT-p1s3-CTLFireability-10 451109 m, 30565 m/sec, 1306325 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/433 4/32 DoubleLock-PT-p1s3-CTLFireability-10 617368 m, 33251 m/sec, 1749681 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/433 5/32 DoubleLock-PT-p1s3-CTLFireability-10 783668 m, 33260 m/sec, 2193151 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/433 7/32 DoubleLock-PT-p1s3-CTLFireability-10 949319 m, 33130 m/sec, 2634885 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/433 8/32 DoubleLock-PT-p1s3-CTLFireability-10 1104876 m, 31111 m/sec, 3049704 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/433 9/32 DoubleLock-PT-p1s3-CTLFireability-10 1267514 m, 32527 m/sec, 3483408 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/433 10/32 DoubleLock-PT-p1s3-CTLFireability-10 1429982 m, 32493 m/sec, 3916654 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/433 11/32 DoubleLock-PT-p1s3-CTLFireability-10 1583674 m, 30738 m/sec, 4326499 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/433 12/32 DoubleLock-PT-p1s3-CTLFireability-10 1734637 m, 30192 m/sec, 4729067 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/433 13/32 DoubleLock-PT-p1s3-CTLFireability-10 1897330 m, 32538 m/sec, 5162914 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/433 14/32 DoubleLock-PT-p1s3-CTLFireability-10 2044845 m, 29503 m/sec, 5556289 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/433 15/32 DoubleLock-PT-p1s3-CTLFireability-10 2198354 m, 30701 m/sec, 5965644 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 75/433 16/32 DoubleLock-PT-p1s3-CTLFireability-10 2361794 m, 32688 m/sec, 6401484 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 80/433 17/32 DoubleLock-PT-p1s3-CTLFireability-10 2517844 m, 31210 m/sec, 6817616 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 85/433 18/32 DoubleLock-PT-p1s3-CTLFireability-10 2680040 m, 32439 m/sec, 7250142 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 90/433 19/32 DoubleLock-PT-p1s3-CTLFireability-10 2834441 m, 30880 m/sec, 7661875 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 95/433 20/32 DoubleLock-PT-p1s3-CTLFireability-10 2995922 m, 32296 m/sec, 8092494 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 100/433 21/32 DoubleLock-PT-p1s3-CTLFireability-10 3157367 m, 32289 m/sec, 8523014 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 105/433 22/32 DoubleLock-PT-p1s3-CTLFireability-10 3318667 m, 32260 m/sec, 8953148 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 110/433 23/32 DoubleLock-PT-p1s3-CTLFireability-10 3472346 m, 30735 m/sec, 9362958 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 115/433 24/32 DoubleLock-PT-p1s3-CTLFireability-10 3620957 m, 29722 m/sec, 9759254 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 120/433 25/32 DoubleLock-PT-p1s3-CTLFireability-10 3766586 m, 29125 m/sec, 10147596 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 125/433 26/32 DoubleLock-PT-p1s3-CTLFireability-10 3928591 m, 32401 m/sec, 10579614 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 130/433 27/32 DoubleLock-PT-p1s3-CTLFireability-10 4080331 m, 30348 m/sec, 10984250 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 135/433 28/32 DoubleLock-PT-p1s3-CTLFireability-10 4242191 m, 32372 m/sec, 11415878 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 140/433 29/32 DoubleLock-PT-p1s3-CTLFireability-10 4404097 m, 32381 m/sec, 11847628 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 145/433 30/32 DoubleLock-PT-p1s3-CTLFireability-10 4566386 m, 32457 m/sec, 12280398 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 150/433 31/32 DoubleLock-PT-p1s3-CTLFireability-10 4728362 m, 32395 m/sec, 12712332 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 155/433 32/32 DoubleLock-PT-p1s3-CTLFireability-10 4884276 m, 31182 m/sec, 13128103 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 DoubleLock-PT-p1s3-CTLFireability-06
lola: time limit : 472 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/472 2/32 DoubleLock-PT-p1s3-CTLFireability-06 209365 m, 41873 m/sec, 477953 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/472 3/32 DoubleLock-PT-p1s3-CTLFireability-06 469756 m, 52078 m/sec, 998737 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/472 5/32 DoubleLock-PT-p1s3-CTLFireability-06 708156 m, 47680 m/sec, 1475536 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/472 7/32 DoubleLock-PT-p1s3-CTLFireability-06 959037 m, 50176 m/sec, 1977299 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/472 8/32 DoubleLock-PT-p1s3-CTLFireability-06 1213195 m, 50831 m/sec, 2485614 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/472 10/32 DoubleLock-PT-p1s3-CTLFireability-06 1466654 m, 50691 m/sec, 2992533 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/472 11/32 DoubleLock-PT-p1s3-CTLFireability-06 1720174 m, 50704 m/sec, 3499572 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/472 13/32 DoubleLock-PT-p1s3-CTLFireability-06 1957480 m, 47461 m/sec, 3974184 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/472 14/32 DoubleLock-PT-p1s3-CTLFireability-06 2189920 m, 46488 m/sec, 4439064 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/472 16/32 DoubleLock-PT-p1s3-CTLFireability-06 2442655 m, 50547 m/sec, 4944534 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/472 18/32 DoubleLock-PT-p1s3-CTLFireability-06 2681005 m, 47670 m/sec, 5421233 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/472 19/32 DoubleLock-PT-p1s3-CTLFireability-06 2902074 m, 44213 m/sec, 5863372 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/472 21/32 DoubleLock-PT-p1s3-CTLFireability-06 3154549 m, 50495 m/sec, 6368323 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/472 22/32 DoubleLock-PT-p1s3-CTLFireability-06 3411017 m, 51293 m/sec, 6881258 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/472 24/32 DoubleLock-PT-p1s3-CTLFireability-06 3666783 m, 51153 m/sec, 7392790 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/472 25/32 DoubleLock-PT-p1s3-CTLFireability-06 3922444 m, 51132 m/sec, 7904112 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 85/472 27/32 DoubleLock-PT-p1s3-CTLFireability-06 4163762 m, 48263 m/sec, 8386748 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 90/472 29/32 DoubleLock-PT-p1s3-CTLFireability-06 4417735 m, 50794 m/sec, 8894694 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 95/472 30/32 DoubleLock-PT-p1s3-CTLFireability-06 4671646 m, 50782 m/sec, 9402516 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 100/472 32/32 DoubleLock-PT-p1s3-CTLFireability-06 4910090 m, 47688 m/sec, 9879404 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DoubleLock-PT-p1s3-CTLFireability-03
lola: time limit : 534 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-03
lola: result : true
lola: markings : 111
lola: fired transitions : 222
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s3-CTLFireability-02
lola: time limit : 641 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/641 1/32 DoubleLock-PT-p1s3-CTLFireability-02 140372 m, 28074 m/sec, 346752 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/641 2/32 DoubleLock-PT-p1s3-CTLFireability-02 283829 m, 28691 m/sec, 750235 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/641 3/32 DoubleLock-PT-p1s3-CTLFireability-02 431528 m, 29539 m/sec, 1147200 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/641 4/32 DoubleLock-PT-p1s3-CTLFireability-02 591332 m, 31960 m/sec, 1526217 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/641 5/32 DoubleLock-PT-p1s3-CTLFireability-02 746180 m, 30969 m/sec, 1911406 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/641 6/32 DoubleLock-PT-p1s3-CTLFireability-02 911404 m, 33044 m/sec, 2311069 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/641 7/32 DoubleLock-PT-p1s3-CTLFireability-02 1082742 m, 34267 m/sec, 2707425 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/641 8/32 DoubleLock-PT-p1s3-CTLFireability-02 1253940 m, 34239 m/sec, 3103446 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/641 9/32 DoubleLock-PT-p1s3-CTLFireability-02 1426580 m, 34528 m/sec, 3502804 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/641 11/32 DoubleLock-PT-p1s3-CTLFireability-02 1599541 m, 34592 m/sec, 3902891 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/641 12/32 DoubleLock-PT-p1s3-CTLFireability-02 1772667 m, 34625 m/sec, 4303366 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/641 13/32 DoubleLock-PT-p1s3-CTLFireability-02 1944671 m, 34400 m/sec, 4701276 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/641 14/32 DoubleLock-PT-p1s3-CTLFireability-02 2117120 m, 34489 m/sec, 5100180 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/641 15/32 DoubleLock-PT-p1s3-CTLFireability-02 2290316 m, 34639 m/sec, 5500843 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/641 16/32 DoubleLock-PT-p1s3-CTLFireability-02 2463313 m, 34599 m/sec, 5901001 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/641 17/32 DoubleLock-PT-p1s3-CTLFireability-02 2636642 m, 34665 m/sec, 6301981 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/641 18/32 DoubleLock-PT-p1s3-CTLFireability-02 2809531 m, 34577 m/sec, 6701937 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/641 19/32 DoubleLock-PT-p1s3-CTLFireability-02 2982017 m, 34497 m/sec, 7100927 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/641 20/32 DoubleLock-PT-p1s3-CTLFireability-02 3154537 m, 34504 m/sec, 7499994 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/641 21/32 DoubleLock-PT-p1s3-CTLFireability-02 3326775 m, 34447 m/sec, 7898420 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/641 22/32 DoubleLock-PT-p1s3-CTLFireability-02 3499086 m, 34462 m/sec, 8297016 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/641 24/32 DoubleLock-PT-p1s3-CTLFireability-02 3670980 m, 34378 m/sec, 8694658 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/641 25/32 DoubleLock-PT-p1s3-CTLFireability-02 3842826 m, 34369 m/sec, 9092198 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/641 26/32 DoubleLock-PT-p1s3-CTLFireability-02 4014849 m, 34404 m/sec, 9490112 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/641 27/32 DoubleLock-PT-p1s3-CTLFireability-02 4186397 m, 34309 m/sec, 9886944 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 130/641 28/32 DoubleLock-PT-p1s3-CTLFireability-02 4358300 m, 34380 m/sec, 10284598 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 135/641 29/32 DoubleLock-PT-p1s3-CTLFireability-02 4529747 m, 34289 m/sec, 10681203 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 140/641 30/32 DoubleLock-PT-p1s3-CTLFireability-02 4700826 m, 34215 m/sec, 11076936 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 145/641 31/32 DoubleLock-PT-p1s3-CTLFireability-02 4870378 m, 33910 m/sec, 11469170 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 150/641 32/32 DoubleLock-PT-p1s3-CTLFireability-02 5042804 m, 34485 m/sec, 11868040 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-07: AGAF 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 21 DoubleLock-PT-p1s3-CTLFireability-07
lola: time limit : 762 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-07
lola: result : true
lola: markings : 75
lola: fired transitions : 75
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DoubleLock-PT-p1s3-CTLFireability-09
lola: time limit : 1016 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/1016 2/32 DoubleLock-PT-p1s3-CTLFireability-09 225276 m, 45055 m/sec, 284498 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/1016 4/32 DoubleLock-PT-p1s3-CTLFireability-09 548410 m, 64626 m/sec, 607631 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/1016 6/32 DoubleLock-PT-p1s3-CTLFireability-09 848163 m, 59950 m/sec, 907384 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/1016 8/32 DoubleLock-PT-p1s3-CTLFireability-09 1159647 m, 62296 m/sec, 1218868 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/1016 10/32 DoubleLock-PT-p1s3-CTLFireability-09 1474512 m, 62973 m/sec, 1533733 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/1016 12/32 DoubleLock-PT-p1s3-CTLFireability-09 1792720 m, 63641 m/sec, 1851941 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/1016 14/32 DoubleLock-PT-p1s3-CTLFireability-09 2110332 m, 63522 m/sec, 2169554 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/1016 16/32 DoubleLock-PT-p1s3-CTLFireability-09 2427669 m, 63467 m/sec, 2486890 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/1016 18/32 DoubleLock-PT-p1s3-CTLFireability-09 2744385 m, 63343 m/sec, 2803606 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/1016 20/32 DoubleLock-PT-p1s3-CTLFireability-09 3060786 m, 63280 m/sec, 3120007 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/1016 22/32 DoubleLock-PT-p1s3-CTLFireability-09 3377140 m, 63270 m/sec, 3436362 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/1016 24/32 DoubleLock-PT-p1s3-CTLFireability-09 3693634 m, 63298 m/sec, 3752855 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/1016 26/32 DoubleLock-PT-p1s3-CTLFireability-09 4009677 m, 63208 m/sec, 4068898 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/1016 28/32 DoubleLock-PT-p1s3-CTLFireability-09 4326109 m, 63286 m/sec, 4385331 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/1016 30/32 DoubleLock-PT-p1s3-CTLFireability-09 4629753 m, 60728 m/sec, 4688974 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/1016 32/32 DoubleLock-PT-p1s3-CTLFireability-09 4947103 m, 63470 m/sec, 5006324 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s3-CTLFireability-00
lola: time limit : 1482 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1482 2/32 DoubleLock-PT-p1s3-CTLFireability-00 285401 m, 57080 m/sec, 344737 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1482 4/32 DoubleLock-PT-p1s3-CTLFireability-00 626900 m, 68299 m/sec, 686236 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1482 7/32 DoubleLock-PT-p1s3-CTLFireability-00 967440 m, 68108 m/sec, 1026776 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1482 9/32 DoubleLock-PT-p1s3-CTLFireability-00 1307393 m, 67990 m/sec, 1366729 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1482 11/32 DoubleLock-PT-p1s3-CTLFireability-00 1644315 m, 67384 m/sec, 1703651 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1482 13/32 DoubleLock-PT-p1s3-CTLFireability-00 1978692 m, 66875 m/sec, 2038027 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1482 15/32 DoubleLock-PT-p1s3-CTLFireability-00 2296803 m, 63622 m/sec, 2356138 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1482 17/32 DoubleLock-PT-p1s3-CTLFireability-00 2629437 m, 66526 m/sec, 2688773 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1482 19/32 DoubleLock-PT-p1s3-CTLFireability-00 2962436 m, 66599 m/sec, 3021771 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1482 21/32 DoubleLock-PT-p1s3-CTLFireability-00 3295144 m, 66541 m/sec, 3354479 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1482 24/32 DoubleLock-PT-p1s3-CTLFireability-00 3627839 m, 66539 m/sec, 3687174 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/1482 26/32 DoubleLock-PT-p1s3-CTLFireability-00 3960565 m, 66545 m/sec, 4019900 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/1482 28/32 DoubleLock-PT-p1s3-CTLFireability-00 4265347 m, 60956 m/sec, 4324683 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/1482 30/32 DoubleLock-PT-p1s3-CTLFireability-00 4595898 m, 66110 m/sec, 4655233 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/1482 32/32 DoubleLock-PT-p1s3-CTLFireability-00 4926579 m, 66136 m/sec, 4985914 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleLock-PT-p1s3-CTLFireability-04
lola: time limit : 2885 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/2885 2/32 DoubleLock-PT-p1s3-CTLFireability-04 289023 m, 57804 m/sec, 348246 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/2885 5/32 DoubleLock-PT-p1s3-CTLFireability-04 636153 m, 69426 m/sec, 695376 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/2885 7/32 DoubleLock-PT-p1s3-CTLFireability-04 981469 m, 69063 m/sec, 1040693 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/2885 9/32 DoubleLock-PT-p1s3-CTLFireability-04 1323131 m, 68332 m/sec, 1382354 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/2885 11/32 DoubleLock-PT-p1s3-CTLFireability-04 1660869 m, 67547 m/sec, 1720092 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/2885 13/32 DoubleLock-PT-p1s3-CTLFireability-04 1998578 m, 67541 m/sec, 2057801 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/2885 15/32 DoubleLock-PT-p1s3-CTLFireability-04 2307396 m, 61763 m/sec, 2366620 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/2885 17/32 DoubleLock-PT-p1s3-CTLFireability-04 2645572 m, 67635 m/sec, 2704795 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/2885 20/32 DoubleLock-PT-p1s3-CTLFireability-04 2982677 m, 67421 m/sec, 3041900 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/2885 22/32 DoubleLock-PT-p1s3-CTLFireability-04 3320434 m, 67551 m/sec, 3379657 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/2885 24/32 DoubleLock-PT-p1s3-CTLFireability-04 3657204 m, 67354 m/sec, 3716427 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/2885 26/32 DoubleLock-PT-p1s3-CTLFireability-04 3992436 m, 67046 m/sec, 4051659 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/2885 28/32 DoubleLock-PT-p1s3-CTLFireability-04 4327491 m, 67011 m/sec, 4386714 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/2885 30/32 DoubleLock-PT-p1s3-CTLFireability-04 4662742 m, 67050 m/sec, 4721965 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/2885 32/32 DoubleLock-PT-p1s3-CTLFireability-04 4997321 m, 66915 m/sec, 5056544 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p1s3-CTLFireability-01: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-03: CTL true CTL model checker
DoubleLock-PT-p1s3-CTLFireability-05: INITIAL true preprocessing
DoubleLock-PT-p1s3-CTLFireability-07: AGAF false state space /EFEG
DoubleLock-PT-p1s3-CTLFireability-08: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-11: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-12: INITIAL false preprocessing
DoubleLock-PT-p1s3-CTLFireability-13: CTL false CTL model checker
DoubleLock-PT-p1s3-CTLFireability-15: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p1s3-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DoubleLock-PT-p1s3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819412900522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s3.tgz
mv DoubleLock-PT-p1s3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;